SRAM Mohammad Sharifkhani Effect of Mismatch Data Retention Voltage DRV Mote-carlo simulation Inv. with VL Input @ Read load Inv. with VR Input @ Write load Init cond. VL=1,…
