A NEURAL NETWORK FACE DETECTOR DESIGN USING BIT-WIDTH REDUCED FPU IN FPGA A Thesis Submitted to the College of Graduate Studies and Research In Partial Fulfillment of the…