Exploration of Vertical MOSFET and Tunnel FET Device Architecture for Sub 10nm Node Applications H. Liu, D. K. Mohata, A. Nidhi, V. Saripalli, V. Narayanan and S. Datta The…
