Tag: chip level design of

Documents tagged

timedomains design of

Documents Resume_JonghoonJKim_2015_Final

1. JONGHOON J. KIM Terahertz Interconnection and Package Lab. 373-1, Electrical Engineering KAIST Daejeon, Republic of Korea (ZIP: 305-701) Tel: +82-10-4664-2494 Fax: +82-42-879-9870…

Documents Resume_JonghoonJKim_2015_Final

1. JONGHOON J. KIM Terahertz Interconnection and Package Lab. 373-1, Electrical Engineering KAIST Daejeon, Republic of Korea (ZIP: 305-701) Tel: +82-10-4664-2494 Fax: +82-42-879-9870…

Popular Categories

Relevant Tags

korea design
magnetic coupling design
tta design
chip level design of
korea design
magnetic coupling design
tta design
chip level design of