Documents Improving Single Slope ADC and an Example Implemented in FPGA with 16.7 GHz Equivalent Counter Clock...

Slide 1 Slide 2 Improving Single Slope ADC and an Example Implemented in FPGA with 16.7 GHz Equivalent Counter Clock Frequency Wu, Jinyuan Fermilab John Odeghe, Scott Stackley…