Documents Ch 9. Memory, CPLDs, and FPGAs

Slide 1 Ch 9. Memory, CPLDs, and FPGAs 1. Read-Only Memory Az : output polarity control Az = 0 output active low Az = 1 output active high 9.1.1 Using ROMs for âRandomâ…