Slide 1 1 Stalls and flushes So far, we have discussed data hazards that can occur in pipelined CPUs if some instructions depend upon others that are still executing.…
