Documents SystemVerilog Data Types This Tutorial Describes the New Data Types

SystemVerilog Data Types This tutorial describes the new data types that Systemverilog introduces. Most of these are synthesisable, and should make RTL descriptions easier…