Introduction to Logic Synthesis using Verilog HDL Copyright © 2006 by Morgan & Claypool All rights reserved. No part of this publication may be reproduced, stored in…