4 Solutions Solution 4.1 4.1.1 The values of the signals are as follows: RegWrite a. b. 1 1 MemRead 0 1 ALUMux 0 (Reg) 1 (Imm) MemWrite 0 0 ALUOp Add Add RegMux 1 (ALU) 1…
