Slide 1 Jan. 2007VLSI Design '071 Statistical Leakage and Timing Optimization for Submicron Process Variation Yuanlin Lu and Vishwani D. Agrawal ECE Dept. Auburn University…
Circuits for High-Performance Low-Power VLSI Logic by Albert Ma Submitted to the Department of Electrical Engineering and Computer Science in partial fulfillment of the requirements…