Documents Modeling and Simulation of Jitter in PLL Frequency Synthesizers

WHITE PAPER MODELING AND SIMULATION OF JITTER IN PLL FREQUENCY SYNTHESIZERS TABLE OF CONTENTS Abstract . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .…