Documents Routing Track Duplication with Fine- Grained Power-Gating for FPGA Interconnect Power Reduction Yan....

Slide 1 Routing Track Duplication with Fine- Grained Power-Gating for FPGA Interconnect Power Reduction Yan Lin, Fei Li and Lei He EE Department, UCLA Partially supported…