DOCUMENT RESOURCES FOR EVERYONE
Documents 51226948-VLSI-Lab-new_2

Ex. No.13 Date Aim: AUTOMATIC LAYOUT GENERATION AND SIMULATION OF BASIC GATES To generate layout and simulate basic logic gates using Microwind and DSCH V3.5 Software tools…