Documents PROJECT ON SYNCHRONOUS FIFO DESIGN ,SIMULATION,VERIFICATION and SYNTHESIS using VERILOG

DESIGN, VERIFICA TION AND SYNTHE SIS OF SYN CHR ONOUS FIFO 1 2 TABLE OF CONTENTS: • • • • • • • • • • • ACRONYMS ………………………………………………………...3…