CPU Design Report ABSTRACT This report gives a brief description of the design and VHDL implementation of a MIPS CPU with pipeline and cache functionalities. KEYWORDS MIPS,…
