SIMULATION OF LOGIC GATES SIMULATION OF FULL ADDER& FULL SUBTRACTOR OUTPUT WAVEFORM FOR FULL ADDER OUTPUT WAVEFORM FOR FULL SUBTRACTOR SIMULATION OF 8-BIT ADDER SIMULATION…
