Documents VHDL Prog

-- UART Transmitter with integral 16 byte FIFO buffer --- 8 bit, no parity, 1 stop bit --- Version : 1.00 -- Version Date : 14th October 2002 --- Start of design entry :…