* Performance Analysis (Clock Signal) * Unbalanced delays Logic with unbalanced delays leads to inefficient use of logic: long clock period short clock period * Flip-flop-based…