Figure 8.1 A simple layout showing a two-transistor structure with source/drain contact holes. One design rule would dictate the minimum allowed spacing between the edge…
