Documents verilog

Program No: 1 HALF ADDER Simulation Inputs: a,b Outputs: s,c At time At time At time T= 0 ns T= 200 ns T= 400 ns a= 0 a= 0 a= 1 b=0 b=1 b=1 s=0 s=1 s=1 c=0 c=0 c=1 1 //HALF…