1. PUF DESIGN PHASE 2 LAYOUT EXTRACTION AND SIMULATION BY: VENKATA KISHORE KAJULURI, ANUSHA GORLA, AKSHITHA PEDDI ECE 520 VLSI DESIGN VERSION [0.0] MAY 1, 2015 2. Confidential…
