Chapter 8: Sequential Circuit ATPG 8.1 Race condition The signals are sketched in the timing diagram below. We assume ideal logic signals that change at times 0, 1, 2, etc.:…
