Documents Design and Simulation of 8 Bit Arithmetic Logic Unit

DESIGN AND SIMULATION OF 8 BIT ARITHMETIC LOGIC UNIT USING VHDL A MINOR PROJECT REPORT Submitted by: 1. SHIVANTH KUMAR(0282092807) 2. BHUVNESH KUMAR(0282092807) 3. MOHAMMAD…