Education DESIGN OF ENERGY-EFFICIENT FULL ADDER USING HYBRID-CMOS LOGIC STYLE Copyright IJAET

1. International Journal of Advances in Engineering & Technology, Jan 2012.©IJAETISSN: 2231-1963 DESIGN OF ENERGY-EFFICIENT FULL ADDER USINGHYBRID-CMOS LOGIC STYLE1Mohammad…

Technology 20I6 IJAET0612673

1. International Journal of Advances in Engineering & Technology, Jan 2012.©IJAETISSN: 2231-1963 DESIGN OF ENERGY-EFFICIENT FULL ADDER USINGHYBRID-CMOS LOGIC STYLE1Mohammad…

Technology LOW POWER-AREA DESIGNS OF 1BIT FULL ADDER IN CADENCE VIRTUOSO PLATFORM

1. International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.4, August 2013 DOI : 10.5121/vlsic.2013.4406 55 LOW POWER-AREA DESIGNS OF 1BIT FULL…