EE367 Lab 6 Creating a FIR filter in VHDL The goal of this lab will be to create a FIR filter of order M=20 in both Matlab and VHDL. The goal is to get familiar with the…
