SDW2005 - TAORMINA A NEW GENERATION OF DATA AND CONTROL INTERFACES FOR DIGITAL DETECTORS F. Bortoletto 1 , M. D’Alessandro 1 , E. Giro 1 , R. Cosentino 2 , M. Belluso 2 , A. Carbone 3 , M. Gemma 3 1 INAF-Osservatorio Astronomico di Padova Italy, 2 INAF-Osservatorio Astronomico di Catania Italy, 3 SKYTECH LaSpezia Italy
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
SDW2005 - TAORMINA
A NEW GENERATION OF DATA AND CONTROL INTERFACES FOR DIGITAL
DETECTORS
F. Bortoletto1, M. D’Alessandro1, E. Giro1,
R. Cosentino2, M. Belluso2, A. Carbone3, M. Gemma3
1INAF-Osservatorio Astronomico di Padova Italy,2INAF-Osservatorio Astronomico di Catania Italy, 3SKYTECH
LaSpezia Italy
SDW2005 - TAORMINA
Project Main Requirements:
1. Upgrade for the precedent generation of transputer based VME/VSB boards saving compatibility with high
level SW (table editors)2. Compatibility with modern bus architecture, I.E.: PCI,
CPCI, VME and modern bus-adapters (AMCC chips)3. Use of host computer memory for data storage via PCI
fast data transfers 4. Use of fast throughput, full-duplex, data & controls link
between host interface and remote electronics 5. On board (host interface) generation of detector clock
sequences and transmission through the fast control link
SDW2005 - TAORMINA
The PCI model for the sequencer/interface board:
Simplified PCI version for thesequencer/interface board
PCI sequencer/interfaceboard main functions
AMCCPCI-ADAPTER
S5933
FULL-DFIBRELINK
1.2 Gbaud
DSP56301
PCI-BUS
FIFO32Kx32
32K/24Y
32 bitsDATA BUS
DSP DATA/PROGRAMBUS
32K/24X
32K/24P
CLOCKS/TELEMETRY/
PROGRAMMING
DATA/CLOCKS/
TELEMETRY/PROGRAMMING
OPTOCOUPLEDPORT
8IN/8OUT
DSP LEDgreen
PMC LEDred
SYNCR. IN/OUT
AMCCNV-MEMORY
DSPhost-port
DMAFIFO
SDW2005 - TAORMINA
Dual slots PMC piggy-back detector interfacemounted on a Motorola C-PCI CPU
PMC sequencer & detectorInterface main functions
The PMC model for the sequencer/interface board:
AMCCNV-MEMORY
XILINKFPGA
XCV800
AMCCPCI-ADAPTER
S5933
FULL-DFIBRELINK
1.2 Gbaud
FPGA-BOOT
DSP56301
PMC-BUS
FIFO32Kx32
32K/24Y
8 MbSYNCR.
RAM
32 bitsDATA BUS
DSP DATA/PROGRAMBUS
32K/24X
32K/24P
CLOCKS/TELEMETRY/
PROGRAMMING
DATA/CLOCKS/
TELEMETRY/PROGRAMMING
OPTOCOUPLEDPORT
8IN/8OUT
DSP LEDgreen
XILINK LEDred
PMC LEDred
SYNCR. IN/OUT
DMAFIFO
The PMC module can be mounted in a variety of VME/C-PCI boards. It implements the same
concept found on the PCI version with the presence of a large, host computer, configurableFPGA dedicated to the implementation of fast
local functions on the data-flow
SDW2005 - TAORMINA
Glue-Logic is embedded on a Xilinx FPGA.It provides communication with the PCI/PMC host I/F board and all the logics for the implementation of a