Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Di Mt{uT
j
B
VerilogHDL xq@
G
^| ] ^| ]
E Q G~ |
G
H
Verilog HDL
92
I
II
III
IV
V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
sg=1'b1; sy=1'b0; sr=1'b1; null=1'b1; Q= +1; end else if]mr=1'b0&sy / -p 2 A@ -pk s begin mg=1'b0; my=1'b1; ml=1'b1; mr=1'b1; sg=1'b1; sy=1'b1; sr=1'b0; null=1'b1; Q=5'b00000; end end endmodule
=1'b0&Q=5'b00010^
51
Related Documents
