OPen collector and tri state gate

8/13/2019 OPen collector and tri state gate

1/19

Chapter 8

O.C., O.D. AND

TRISTATE GATES


2/19


3/19

Ch08L1-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006

Outline

Open Collector gate circuit Open Collector gate features

Open Collector gate applications


4/19


Internal Active pull up in TTL NAND Circuit withNPN Transistor

V-EE

ActivePull up

+5V

R

V+CC

VCE

Logic 1 or 0A

TNext

stages

TTL

inputsT

F

Rc

RET

T


5/19


Open Collector TTL NAND Circuit with provision

for external active or passive pull up to V+high

V-EE

ExternalPull up

+5V

R

V+high

VCE

Logic 1 or 0

Next

stages

TTL

inputsT

F

Rc

RET


6/19


Output Stage Voltage pull up for outputstate 1

External passive or active resistor circuit Active device is preferred in place of pull

up resistances like Rp

in order to reduce

power dissipation because a resistive

element causes Joule loss

Pull up increases the loading and thusfan-out


7/19


Outline




8/19


Open Collector Gate Features

Ability to work at Voltage levels of V

p, which is greater than 5V in theTTL gates.

Voltages of operations can be as perneed, for example, 12V.

Rp

>> Vp/ (Maximum I

OL) so that

T does not draw an excessivecurrent. Maximum IOL

= Maximumpermissible i

sinkcurrent through T.


9/19



Both isource

and isink

controlled externally.

Fan-out to the connected stages as perrequirement.

10000 A i.e. 10 mA through an LEDwhatever may be the co gate TTL family

A higher power LED also by keeping Vp

= 12V and choosing Rp appropriately .


10/19



Increased noise margins for 0 and 1

A higher gate speed if a reduced Rp(active resistor) compared to one

internally used 4k in 74 or 74 LSfamilies


11/19



interconnect output of the various

gates through a common line by aspecial circuit called wired OR

circuit.


12/19


Outline




13/19


Open Collector TTL NAND Circuit with provision

for external active or passive pull upthrough LED and 330 to V+CC

V-EE

External

Pull up

+5V

R

V+cc

VCE

330

T

F

Rled

RET


14/19


Teletype loop

Let Vp

up to +12V and keep Rp above 200

Ohm. Let us look at the application of this.If V

p= 5V and R

p= 250 Ohm, then a 20mA

can source from such an arrangement to an

O.C. gate. In Teletype current loop baseddigital whereby 16mA to 20 mA is treated

as logic '1'. If Vp

= 12V, we can also treat

state '1' for V ~ of 12V instead.


15/19


Driving dc Motor

Let Vp

up to +12V and keep Rp above 2000

Ohm. Let us look at the application of this.

If Vp

= 5V and Rp

= 2500 Ohm, then a 2

mA can source from such an arrangement to

an O.C. gate. If the output F connects a

power transistor, in which collector current

drives a motor, then OC gate can be used todrive the motor.


16/19


Summary


17/19


O.C. gate TTL circuit has externalactive or passive pull up

O.C. gate used for the increased fan-out, higher voltage, current operations

and lower propagation delay


18/19


End of Lesson 1 on

OPEN COLLECTOR

GATE


19/19


Thank you

OPen collector and tri state gate

Documents