Top Banner
Department of Electrical and Computer Engineering © Vishal Saxena -1- ECE518 Memory/Clock Synchronization IC Design Dr. Vishal Saxena Electrical and Computer Engineering Department Boise State University, Boise, ID Voltage Controlled Oscillators
15

ECE518 Memory/Clock Synchronization IC Design Voltage ...

May 25, 2022

Download

Documents

dariahiddleston
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Page 1: ECE518 Memory/Clock Synchronization IC Design Voltage ...

Department of Electrical and Computer Engineering

© Vishal Saxena -1-

ECE518 Memory/Clock Synchronization IC Design

Dr. Vishal Saxena

Electrical and Computer Engineering DepartmentBoise State University, Boise, ID

Voltage Controlled Oscillators

Page 2: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -2-

Voltage-Controlled Oscillator

fout = fc0 + KVCO·vc(t)

Page 3: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -3-

Voltage-Controlled Oscillator

Incremental phase-domain relationship

Фout(t) = 2πKVCO∫vc(t)dt

Фout(s) = (2πKVCO/s)Vc(s)

Page 4: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -4-

VCO Types

Ring Oscillator VCOs Easy CMOS integration Wide tuning range (3-5X) Poor phase noise performance

LC Oscillator VCOs Large area (on-chip inductors) Narrow tuning range (20-30%) Good phase noise performance Higher design and characterization effort

Page 5: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -5-

Ring Oscillator VCOs

VCO usually consists of two parts Controlled voltage to current (V2I) circuit Current-controlled ring oscillator (CCO)

Can be single-ended or differential Differential design allows for even number of oscillator stages if diff-

amps used for delay cells

Page 6: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -6-

VCO Design Concerns

Large frequency range to cover PVT variations 3-5X typical

Single-ended or differential? Use differential for 50% duty cycle

VCO gain (KVCO) affects loop stability Better to have moderate KVCO over large tuning range

More delay stages -> easier to initiate oscillation DC gain >2 for 3 stages DC gain > √2 for 4 stages

Page 7: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -7-

Current-Controlled Oscillator (CCO)

Control the bias current in the inverting stages to control the delay and

hence the frequency of oscillation

Page 8: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -8-

Linearized CCO

Use a source degenerated CS stage as a linear voltage to current (V2I)

converter

Page 9: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -9-

Supply-Tuned Ring Oscillator

Page 10: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -10-

Capacitive-Tuned Ring Oscillator

Page 11: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -11-

Symmetric Load Ring Oscillator

Page 12: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -12-

Current Controlled Oscillator (CCO)

Page 13: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -13-

Differential Supply Regulated VCO

Page 14: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -14-

Supply-Regulated Split-Tuning

Page 15: ECE518 Memory/Clock Synchronization IC Design Voltage ...

© Vishal Saxena -15-

References1. B. Razavi, “Design of CMOS Analog Integrated Circuits,” McGraw Hill, 2002.2. B. Razavi, “RF Microelectronics,” 2nd Ed., Prentice Hall, 2012.