Gheorghe M. Ştefan http://arh.pub.ro/gstefan/ - 2014 -
Feb 02, 2016
Gheorghe M. Ştefan http://arh.pub.ro/gstefan/
- 2014 -
Comparator
2014 Digital Integrated Circuits - week seven 2
Elementary comparator
2014 Digital Integrated Circuits - week seven 3
Log-depth comparator
2014 Digital Integrated Circuits - week seven 4
Complex (random) circuitsAn universal circuit:
2014 Digital Integrated Circuits - week seven 5
Size O(2n)
Depth O(n)
2014 Digital Integrated Circuits - week seven 6
2014 Digital Integrated Circuits - week seven 7
SEMUX = 6S3U_circuit = 42
2014 Digital Integrated Circuits - week seven 8
S3InMajority = 12
Many-input random circuit
2014 Digital Integrated Circuits - week seven 9
2014 Digital Integrated Circuits - week seven 10
2014 Digital Integrated Circuits - week seven 11
Applying the de Morgan theorem results a Read-Only Memory (ROM) which is not a memory, it is a combinational circuit implemented as a Look-Up Table (LUT).
xn-1, xn-2, … x0 : is the “address”
f, g, … s : is the “content stored at” xn-1, xn-2, … x0
2014 Digital Integrated Circuits - week seven 12
First-order – 1-loop digital systems Elementary latch Clocked latch Master-slave flip flop: serial
extension Random Access Memory (RAM):
parallel extension Register: serial-parallel extension
2014 Digital Integrated Circuits - week seven 13
Stable – unstable loops
2014 Digital Integrated Circuits - week seven 14
Low-cost oscillator
2014 Digital Integrated Circuits - week seven 15
2014 Digital Integrated Circuits - week seven 16
Serial composition: serial shift register
2014 Digital Integrated Circuits - week seven 17
Parallel composition:Random Access Memory (RAM)
2014 Digital Integrated Circuits - week seven 18
2014 Digital Integrated Circuits - week seven 19
Expanding the number of bits
2014 Digital Integrated Circuits - week seven 20
Expanding the number of words
2014 Digital Integrated Circuits - week seven 21
Synchronous RAM
2014 Digital Integrated Circuits - week seven 22
For L < 130 nm writing is synchronous, while reading could be synchronous or
asynchronous
2014 Digital Integrated Circuits - week seven 23
Example of synchronous reading:
Register file
2014 Digital Integrated Circuits - week seven 24
2014 Digital Integrated Circuits - week seven 25
Reading is asynchronous
Home work 7 Problem 1: Let be the log-depth comparator (see slide 4) with n = 8. Compute
de size of the circuit (the number of inputs in all inverting circuits).
Problem 2: Design, using the method presented in the slide no. 7, the circuit whose “program” is 11100100. Compute the final size (the number of inputs in all inverting circuits).
Problem 3: Let be the low cost oscillator form the slide 16. Its output is connected to the input of an inverter.
1. Compute the frequency of the signal generated, fosc, when:
For the NAND gate: tpLH = 40ps, tpHL = 60ps
For the first NOT (connected to the NAND’s output): tpLH = 50ps, tpHL = 30ps
For the second NOT: tpLH = 100ps, tpHL = 60ps
2. What will be fosc if the output of the same oscillator will be connected to the input of two invertors instead of one?
2014 Digital Integrated Circuits - week seven 26