CY7C68033/CY7C68034, EZ-USB® NX2LP-Flex™ Flexible USB ...

CY7C68033CY7C68034

EZ-USB® NX2LP-Flex™ Flexible USBNAND Flash Controller

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600Document Number: 001-04247 Rev. *N Revised September 21, 2015

EZ-USB® NX2LP-Flex™ Flexible USB NAND Flash Controller

CY7C68033/CY7C68034 Silicon Features

■ Certified compliant for bus- or self-powered USB 2.0 operation(TID# 40490118)

■ Single-chip, integrated USB 2.0 transceiver and smart SIE

■ Ultra low power – 43 mA typical current draw in any mode

■ Enhanced 8051 core❐ Firmware runs from internal RAM that is downloaded from

NAND Flash at startup❐ No external EEPROM required

■ 15 KBytes of on-chip code/data RAM❐ Default NAND firmware – 8 kB❐ Default free space – 7 kB

■ Four programmable bulk/interrupt/isochronous endpoints❐ Buffering options: double, triple, and quad

■ Additional programmable (bulk/interrupt) 64-byte endpoint

■ SmartMedia standard hardware ECC generation with 1-bitcorrection and 2-bit detection

■ General programmable interface (GPIF)❐ Enables direct connection to most parallel interfaces❐ Programmable waveform descriptors and configuration

registers to define waveforms❐ Supports multiple ready (RDY) inputs and control (CTL)

outputs

■ 12 fully programmable general purpose I/O (GPIO) pins

■ Integrated, industry-standard enhanced 8051❐ 48-MHz, 24-MHz, or 12-MHz CPU operation❐ Four clocks for each instruction cycle❐ Three counter/timers❐ Expanded interrupt system❐ Two data pointers

■ 3.3-V operation with 5 V tolerant inputs

■ Vectored USB interrupts and GPIF/FIFO interrupts

■ Separate data buffers for the setup and data portions of acontrol transfer

■ Integrated I2C controller, runs at 100 or 400 kHz

■ Four integrated FIFOs❐ Integrated glue logic and FIFOs lower system cost❐ Automatic conversion to and from 16-bit buses❐ Master or slave operation❐ Uses external clock or asynchronous strobes❐ Easy interface to ASIC and DSP ICs

■ Available in space saving 56-pin QFN package

CY7C68034 Only Silicon Features

■ Ideal for battery powered applications❐ Suspend current: 100 A (typ)

CY7C68033 Only Silicon Features

■ Ideal for non-battery powered applications❐ Suspend current: 300 A (typ)

x 20

PLL

/0.5

/1.0

/2.012/24/48 MHz,

four clocks/cycleVCC

1.5k

D+

D–

Addre

ss (1

6)/Da

ta Bu

s (8)

GPIF

CYSmartUSB

1.1/2.0Engine

USB2.0

XCVR

Additional I/Os

CTL (3)RDY (2)

8/16

ECC

NAND Boot Logic

(ROM)

NX2LP-Flex

24 MHzExt. Xtal

Connected for full speed USB

Integrated full- and high speed XCVR

15 kB RAM

General Programmable I/F to ASIC/DSP or bus standards such as 8-bit NAND, EPP, and so on.

4 kBFIFO

Up to 96 MB/s burst rate

High-performance, enhanced 8051 core

with low power options

‘Soft Configuration’ enables easy firmware changes

FIFO and USB endpoint memory (master or slave modes)

Enhanced USB core simplifies 8051 code

I2C Master

Logic Block Diagram

8051 Core

CY7C68033CY7C68034

Document Number: 001-04247 Rev. *N Page 2 of 40

Default NAND Firmware Features

Because the NX2LP-Flex® is intended for NAND Flash-basedUSB mass storage applications, a default firmware image isincluded in the development kit with the following features:

■ High-Speed (480 Mbps) or Full-Speed (12 Mbps) USB support

■ NAND sizes supported per chip select❐ 512 bytes for up to 1 Gb capacity❐ 2K bytes for up to 8 Gb capacity❐ 4K bytes for up to 16 Gb capacity

■ 12 configurable GPIO pins❐ Two dedicated chip enable (CE#) pins❐ Six configurable CE#/GPIO pins

• Up to eight NAND Flash single-device (single-die) chipsare supported

• Up to four NAND Flash dual-device (dual-die) chips aresupported

• Compile option enables unused CE# pins to be configuredas GPIOs

❐ Four dedicated GPIO pins

■ Industry-standard ECC NAND flash correction❐ 1-bit error correction for every 256 bytes ❐ 2-bit error detection for every 256 bytes

■ Industry standard (SmartMedia) page management for wearleveling algorithm, bad block handling, and physical to logicalmanagement.

■ 8-bit NAND Flash interface support

■ Support for 30 ns, 50 ns, and 100 ns NAND Flash timing

■ Complies with the USB mass storage class specificationrevision 1.0

The default firmware image implements a USB 2.0 NAND Flashcontroller. This controller adheres to the Mass Storage ClassBulk-Only Transport Specification. The USB port of theNX2LP-Flex is connected to a host computer directly or throughthe downstream port of a USB hub. The host software issuescommands and data to the NX2LP-Flex and receives status anddata from the NX2LP-Flex using standard USB protocol.

The default firmware image supports industry leading 8-bitNAND Flash interfaces and both common NAND page sizes of512 and 2k bytes. Up to eight CE# pins enable the NX2LP-Flexto be connected to up to eight single or four dual-die NAND Flashchips.

Complete source code and documentation for the defaultfirmware image are included in the NX2LP-Flex development kitto enable customization for meeting design requirements.Additionally, compile options for the default firmware enablequick configuration of some features to decrease design effortand increase time-to-market advantages.

http://www.cypress.com/?rID=14320

CY7C68033CY7C68034


ContentsOverview ............................................................................ 4Applications ...................................................................... 4Functional Overview ........................................................ 4

USB Signaling Speed .................................................. 48051 Microprocessor ................................................... 4I2C Bus ........................................................................ 5Buses .......................................................................... 6Enumeration ................................................................ 6Default Silicon ID Values ............................................. 7ReNumeration™ .......................................................... 7Bus-powered Applications ........................................... 7Interrupt System .......................................................... 7Reset and Wakeup ...................................................... 9Program/Data RAM ................................................... 10Register Addresses ................................................... 10Endpoint RAM ........................................................... 11External FIFO Interface ............................................. 13GPIF .......................................................................... 13ECC Generation[5] ..................................................... 13Autopointer Access ................................................... 14I2C Controller ............................................................ 14

Pin Assignments ............................................................ 15Register Summary .......................................................... 21Absolute Maximum Ratings .......................................... 28Operating Conditions ..................................................... 28DC Electrical Characteristics ........................................ 28

USB Transceiver .......................................................28

AC Electrical Characteristics ........................................ 29USB Transceiver ....................................................... 29Slave FIFO Asynchronous Read ............................... 29Slave FIFO Asynchronous Write ............................... 29Slave FIFO Asynchronous Packet End Strobe ......... 30Slave FIFO Output Enable ........................................ 30Slave FIFO Address to Flags/Data ............................ 31Slave FIFO Asynchronous Address .......................... 31Sequence Diagram .................................................... 32

Ordering Information ...................................................... 34Ordering Code Definitions ......................................... 34

Package Diagrams .......................................................... 35PCB Layout Recommendations .................................... 36Quad Flat Package No Leads (QFN) Package Design Notes ................................................... 36Acronyms ........................................................................ 38Document Conventions ................................................. 38

Units of Measure ....................................................... 38Document History Page ................................................. 39Sales, Solutions, and Legal Information ...................... 40

Worldwide Sales and Design Support ....................... 40Products .................................................................... 40PSoC® Solutions ...................................................... 40Cypress Developer Community ................................. 40Technical Support ..................................................... 40

CY7C68033CY7C68034


Overview

Cypress Semiconductor Corporation’s EZ-USB® NX2LP-Flex(CY7C68033/CY7C68034) is a firmware-based, programmableversion of the EZ-USB NX2LP (CY7C68023/CY7C68024),which is a fixed-function, low power USB 2.0 NAND Flashcontroller. By integrating the USB 2.0 transceiver, serial interfaceengine (SIE), enhanced 8051 microcontroller, and a program-mable peripheral interface in a single chip, Cypress has createda very cost-effective solution that enables feature-rich NANDFlash-based applications.

The ingenious architecture of NX2LP-Flex results in USB datatransfer rates of over 53 Mbytes per second, the maximumallowable USB 2.0 bandwidth, while still using a low cost 8051microcontroller in a small 56-pin QFN package. Because itincorporates the USB 2.0 transceiver, the NX2LP-Flex is moreeconomical, providing a smaller footprint solution than externalUSB 2.0 SIE or transceiver implementations. With EZ-USBNX2LP-Flex, the Cypress Smart SIE handles most of the USB1.1 and 2.0 protocol, freeing the embedded microcontroller forapplication-specific functions and decreasing development timewhile ensuring USB compatibility.

The GPIF and master/slave endpoint FIFO (8- or 16-bit data bus)provide an easy and glueless interface to popular interfaces suchas UTOPIA, EPP, I2C, PCMCIA, and most DSP processors.

Applications

The NX2LP-Flex enables designers to add extra functionality tobasic NAND Flash mass storage designs, or to interface themwith other peripheral devices. Applications may include:

■ NAND Flash-based GPS devices

■ NAND Flash-based DVB video capture devices

■ Wireless pointer/presenter tools with NAND Flash storage

■ NAND Flash-based MPEG/TV conversion devices

■ Legacy conversion devices with NAND Flash storage

■ NAND Flash-based cameras

■ NAND Flash mass storage device with biometric (for example,fingerprint) security

■ Home PNA devices with NAND Flash storage

■ Wireless LAN with NAND Flash storage

■ NAND Flash-based MP3 players

■ LAN networking with NAND Flash storage

Figure 1. Example DVB Block Diagram

Figure 2. Example GPS Block Diagram

The “Reference Designs” section of the Cypress web siteprovides additional tools for typical USB 2.0 applications. Eachreference design comes complete with firmware source andobject code, schematics, and documentation.

Functional Overview

USB Signaling Speed

NX2LP-Flex operates at two of the three rates defined in the USBSpecification Revision 2.0, dated April 27, 2000:

■ Full speed, with a signaling bit rate of 12 Mbps

■ High speed, with a signaling bit rate of 480 Mbps.

NX2LP-Flex does not support the low speed signaling mode of1.5 Mbps.

8051 Microprocessor

The 8051 microprocessor embedded in the NX2LP-Flex has256 bytes of register RAM, an expanded interrupt system andthree timer/counters.

LCDNX2LP-

Flex

Buttons

DVBDecoder

NAND Bank(s)CE[7:0]

CTL

I/O

I/O

D+/-

I/OI/

O

NAND-BasedDVB Unit

Audio / Video I/O

NX2LP-Flex

Buttons

GPS

NAND Bank(s)CE[7:0]

CTL

I/OD+/-

I/OI/

O

NAND-BasedGPS Unit

LCD I/O


CY7C68033CY7C68034


8051 Clock Frequency

NX2LP-Flex has an on-chip oscillator circuit that uses anexternal 24 MHz (±100 ppm) crystal with the followingcharacteristics:

■ Parallel resonant

■ Fundamental mode

■ 500 W drive level

■ 12 pF (5% tolerance) load capacitors.

An on-chip PLL multiplies the 24-MHz oscillator up to 480 MHz,as required by the transceiver/PHY, and internal counters divideit down for use as the 8051 clock. The default 8051 clockfrequency is 12 MHz. The clock frequency of the 8051 can bechanged by the 8051 through the CPUCS register, dynamically

Figure 3. Crystal Configuration

Special Function Registers

Certain 8051 SFR addresses are populated to provide fastaccess to critical NX2LP-Flex functions. These SFR additionsare shown in Table 1 on page 6. Bold type indicatesnon-standard, enhanced 8051 registers. The two SFR rows thatend with ‘0’ and ‘8’ contain bit-addressable registers. The four I/Oports A–D use the SFR addresses used in the standard 8051 forports 0–3, which are not implemented in NX2LP-Flex. Becauseof the faster and more efficient SFR addressing, the NX2LP-FlexI/O ports are not addressable in external RAM space (using theMOVX instruction).

I2C Bus

NX2LP supports the I2C bus as a master only at 100/400 kHz.SCL and SDA pins have open-drain outputs and hysteresisinputs. These signals must be pulled up to 3.3 V, even if no I2Cdevice is connected. The I2C bus is disabled at startup and onlyavailable for use after the initial NAND access.

12 pF12 pF

24 MHz

20 × PLL

C1 C2

12-pF capacitor values assumes a trace capacitanceof 3 pF per side on a four-layer FR4 PCA

CY7C68033CY7C68034


Buses

The NX2LP-Flex features an 8- or 16-bit ‘FIFO’ bidirectional data bus, multiplexed on I/O ports B and D.

The default firmware image implements an 8-bit data bus in GPIF master mode. It is recommended that additional interfaces addedto the default firmware image use this 8-bit data bus.

Enumeration

During the startup sequence, internal logic checks for the presence of NAND Flash with valid firmware. If valid firmware is found, theNX2LP-Flex loads it and operates according to the firmware. If no NAND Flash is detected, or if no valid firmware is found, theNX2LP-Flex uses the default values from internal ROM space for manufacturing mode operation. The two modes of operation aredescribed in the section Normal Operation Mode on page 7 and Manufacturing Mode on page 7.

Table 1. Special Function Registers

x 8x 9x Ax Bx Cx Dx Ex Fx

0 IOA IOB IOC IOD SCON1 PSW ACC B

1 SP EXIF INT2CLR IOE SBUF1

2 DPL0 MPAGE INT4CLR OEA

3 DPH0 OEB

4 DPL1 OEC

5 DPH1 OED

6 DPS OEE

7 PCON

8 TCON SCON0 IE IP T2CON EICON EIE EIP

9 TMOD SBUF0

A TL0 AUTOPTRH1 EP2468STAT EP01STAT RCAP2L

B TL1 AUTOPTRL1 EP24FIFOFLGS GPIFTRIG RCAP2H

C TH0 RESERVED EP68FIFOFLGS TL2

D TH1 AUTOPTRH2 GPIFSGLDATH TH2

E CKCON AUTOPTRL2 GPIFSGLDATLX

F RESERVED AUTOPTRSETUP GPIFSGLDATLNOX

CY7C68033CY7C68034


Figure 4. NX2LP-Flex Enumeration Sequence

Normal Operation Mode

In normal operation mode, the NX2LP-Flex behaves as aUSB 2.0 Mass Storage Class NAND Flash controller. Thisincludes all typical USB device states (powered, configured, andso on). The USB descriptors are returned according to the datastored in the configuration data memory area. Normal read andwrite access to the NAND Flash is available in this mode.

Manufacturing Mode

In manufacturing mode, the NX2LP-Flex enumerates using thedefault descriptors and configuration data that are stored ininternal ROM space. This mode enables for first timeprogramming of the configuration data memory area, and boardlevel manufacturing tests.

Default Silicon ID Values

To facilitate proper USB enumeration when no programmedNAND Flash is present, the NX2LP-Flex has default silicon IDvalues stored in ROM space. The default silicon ID values shouldonly be used for development purposes. Designers must usetheir own Vendor ID for final products. A Vendor ID is obtainedthrough registration with the USB Implementor’s Forum(USB-IF). If the NX2LP-Flex is used as a mass storage classdevice, a unique USB serial number is required for each deviceto comply with the USB Mass Storage class specification.

Cypress provides all the software tools and drivers necessary toproperly programme and test the NX2LP-Flex. Refer to thedocumentation in the development kit for more information onthese topics.

ReNumeration™

Cypress’s ReNumeration feature is used in conjunction with theNX2LP-Flex manufacturing software tools to enable first-timeNAND programming. It is only available when used inconjunction with the NX2LP-Flex manufacturing tools, and is notenabled during normal operation.

Bus-powered Applications

The NX2LP-Flex fully supports bus-powered designs byenumerating with less than 100 mA, as required by the USB 2.0specification.

Interrupt System

INT2 Interrupt Request and Enable Registers

NX2LP-Flex implements an autovector feature for INT2 andINT4. There are 27 INT2 (USB) vectors and 14 INT4(FIFO/GPIF) vectors. For more details, refer to the EZ-USBTechnical Reference Manual (TRM).

USB-Interrupt Autovectors

The main USB interrupt is shared by 27 interrupt sources. Tosave the code and processing time normally required to identifythe individual USB interrupt source, the NX2LP-Flex provides asecond level of interrupt vectoring, called Autovectoring. Whena USB interrupt is asserted, the NX2LP-Flex pushes the programcounter to its stack and then jumps to address 0x0500; it expectsto find a ‘jump’ instruction to the USB Interrupt service routinehere.

Developers familiar with Cypress’s programmable USB devicesshould note that these interrupt vector values differ from thoseused in other EZ-USB microcontrollers. This is due to theadditional NAND boot logic that is present in the NX2LP-FlexROM space. Also, these values are fixed and cannot be changedin the firmware.

NAND FlashProgrammed?

Load DefaultDescriptors and

Configuration Data

ManufacturingMode

Load FirmwareFrom NAND

EnumerateAccording To

Firmware

Normal OperationMode

Start-up

Enumerate AsUnprogrammed

NX2LP-Flex

NAND FlashPresent?

No

Yes

Yes No

Table 2. Default Silicon ID Values

Default VID/PID/DID

Vendor ID 0x04B4 Cypress Semiconductor

Product ID 0x8613 EZ-USB® Default

Device release 0xAnnn Depends on chip revision (nnn = chip revision, where first silicon = 001)



CY7C68033CY7C68034


If autovectoring is enabled (AV2EN = 1 in the INTSET-UP register), the NX2LP-Flex substitutes its INT2VEC byte. Therefore, if thehigh byte (‘page’) of a jump-table address is preloaded at location 0x544, the automatically inserted INT2VEC byte at 0x545 directsthe jump to the correct address out of the 27 addresses within the page.

FIFO/GPIF Interrupt (INT4)

Just as the USB Interrupt is shared among 27 individual USB-interrupt sources, the FIFO/GPIF interrupt is shared among 14 individualFIFO/GPIF sources. The FIFO/GPIF Interrupt, such as the USB Interrupt, can employ autovectoring. Table 4 on page 9 shows thepriority and INT4VEC values for the 14 FIFO/GPIF interrupt sources.

Table 3. INT2 USB Interrupts

USB Interrupt Table For INT2

Priority INT2VEC Value Source Notes

1 0x500 SUDAV Setup data available

2 0x504 SOF Start of frame (or microframe)

3 0x508 SUTOK Setup token received

4 0x50C SUSPEND USB suspend request

5 0x510 USB RESET Bus reset

6 0x514 HISPEED Entered high speed operation

7 0x518 EP0ACK NX2LP ACK’d the CONTROL handshake

8 0x51C Reserved

9 0x520 EP0-IN EP0-IN ready to be loaded with data

10 0x524 EP0-OUT EP0-OUT has USB data

11 0x528 EP1-IN EP1-IN ready to be loaded with data

12 0x52C EP1-OUT EP1-OUT has USB data

13 0x530 EP2 IN: buffer available. OUT: buffer has data



16 0x53C EP8 IN: buffer available. OUT: buffer has data

17 0x540 IBN IN-Bulk-NAK (any IN endpoint)

18 0x544 Reserved

19 0x548 EP0PING EP0 OUT was pinged and it NAK’d

20 0x54C EP1PING EP1 OUT was pinged and it NAK’d




24 0x55C EP8PING EP8 OUT was pinged and it NAK’d

25 0x560 ERRLIMIT Bus errors exceeded the programmed limit

26 0x564 Reserved

27 0x568 Reserved

28 0x56C Reserved

29 0x570 EP2ISOERR ISO EP2 OUT PID sequence error



32 0x57C EP8ISOERR ISO EP8 OUT PID sequence error

CY7C68033CY7C68034


If autovectoring is enabled (AV4EN = 1 in the INTSET-UPregister), the NX2LP-Flex substitutes its INT4VEC byte.Therefore, if the high byte (‘page’) of a jump-table address ispreloaded at location 0x554, the automatically insertedINT4VEC byte at 0x555 directs the jump to the correct addressout of the 14 addresses within the page. When the ISR occurs,the NX2LP-Flex pushes the program counter to its stack andthen jumps to address 0x553; it expects to find a ‘jump’instruction to the ISR Interrupt service routine here.

Reset and Wakeup

Reset Pin

The input pin RESET#, resets the NX2LP-Flex when asserted.This pin has hysteresis and is active LOW. When a crystal is

used as the clock source for the NX2LP-Flex, the reset periodmust enable the stabilization of the crystal and the PLL. Thisreset period should be approximately 5 ms after VCC hasreached 3.0V. If the crystal input pin is driven by a clock signal,the internal PLL stabilizes in 200 s after VCC has reached3.0 V[1]. Figure 5 shows a POR condition and a reset appliedduring operation. A POR is defined as the time reset is assertedwhile power is being applied to the circuit. A powered reset isdefined to be when the NX2LP-Flex has previously beenpowered on and operating and the RESET# pin is asserted.

For more information on power on reset implementation for theEZ-USB family of products, refer to the application noteEZ-USB FX2™/AT2™/SX2™.

Table 4. Individual FIFO/GPIF Interrupt Sources

Priority INT4VEC Value Source Notes

1 0x580 EP2PF Endpoint 2 programmable flag



4 0x58C EP8PF Endpoint 8 programmable flag

5 0x590 EP2EF Endpoint 2 empty flag



8 0x59C EP8EF Endpoint 8 empty flag

9 0x5A0 EP2FF Endpoint 2 full flag



12 0x5AC EP8FF Endpoint 8 full flag

13 0x5B0 GPIFDONE GPIF operation complete

14 0x5B4 GPIFWF GPIF waveform

Figure 5. Reset Timing Plots

VIL

0 V

3.3 V3.0 V

TRESET

VCC

RESET#

Power-on Reset

TRESET

VCC

RESET#

VIL

Powered Reset

3.3 V

0 V

Note1. If the external clock is powered at the same time as the CY7C68033/CY7C68034 and has a stabilization wait period, it must be added to the 200 s.

http://www.cypress.com/?docID=4619

CY7C68033CY7C68034


Wakeup Pins

The 8051 puts itself and the rest of the chip into a power downmode by setting PCON.0 = 1. This stops the oscillator and PLL.When WAKEUP is asserted by external logic, the oscillatorrestarts, after the PLL stabilizes, and then the 8051 receives awakeup interrupt. This applies whether or not NX2LP-Flex isconnected to the USB.

The NX2LP-Flex exits the power down (USB suspend) stateusing one of the following methods:

■ USB bus activity (if D+/D– lines are left floating, noise on theselines may indicate activity to the NX2LP-Flex and initiate awakeup).

■ External logic asserts the WAKEUP pin

■ External logic asserts the PA3/WU2 pin.

The second wakeup pin, WU2, can also be configured as a GPIOpin. This enables a simple external R-C network to be used as aperiodic wakeup source. Note that WAKEUP is, by default, activeLOW.

Program/Data RAM

Internal ROM/RAM Size

The NX2LP-Flex has 1 kBytes ROM and 15 kBytes of internalprogram/data RAM, where PSEN#/RD# signals are internallyORed to enable the 8051 to access it as both program and datamemory. No USB control registers appear in this space.

Internal Code Memory

This mode implements the internal block of RAM (starting at0x0500) as combined code and data memory, as shown inFigure 6.

Only the internal and scratch pad RAM spaces have the followingaccess:

■ USB download (only supported by the Cypress manufacturingtool)

■ Setup data pointer

■ NAND boot access.

Figure 6. Internal Code Memory

Register Addresses

Figure 7. Internal Register Addresses

Table 5. Reset Timing Values

Condition TRESET

Power-on reset with crystal 5 ms

Power-on reset with external clock source

200 s + Clock stability time

Powered reset 200 s

*SUDPTR, USB download, NAND boot access

FFFF

E200E1FF

E000

3FFF

0000

7.5 kBytes USB registers and 4 kBytes FIFO buffers (RD#, WR#)

512 Bytes RAM Data (RD#, WR#)*

15 kBytes RAM Code and Data (PSEN#, RD#,

WR#)*

0500

1 kbyte ROM

FFFF

E800

E7BF

E740E73FE700E6FF

E500E4FFE480E47F

E400

E200

E1FF

E000

E3FF

EFFF

2 KBytes RESERVED

64 Bytes EP0 IN/OUT

64 Bytes RESERVED

8051 Addressable Registers

Reserved (128)

128 bytes GPIF Waveforms

512 bytes

8051 xdata RAM

F000

(512)

Reserved (512)

E780 64 Bytes EP1OUT

E77F

64 Bytes EP1INE7FFE7C0

4 KBytes EP2-EP8

buffers

(8 × 512)

CY7C68033CY7C68034


Endpoint RAM

Size

■ 3 × 64 bytes (Endpoints 0 and 1)

■ 8 × 512 bytes (Endpoints 2, 4, 6, 8)

Organization

■ EP0❐ Bidirectional endpoint zero, 64-byte buffer

■ EP1IN, EP1OUT ❐ 64-byte buffers, bulk or interrupt

■ EP2, 4, 6, 8 ❐ Eight 512-byte buffers, bulk, interrupt, or isochronous.❐ EP4 and EP8 can be double buffered, while EP2 and 6 can

be either double, triple, or quad buffered.

For high speed endpoint configuration options, see Figure 8.

Setup Data Buffer

A separate 8-byte buffer at 0xE6B8-0xE6BF holds the setup datafrom a CONTROL transfer.

Endpoint Configurations (High Speed Mode)

Endpoints 0 and 1 are the same for every configuration. Endpoint0 is the only control endpoint, and endpoint 1 can be either bulkor interrupt. The endpoint buffers can be configured in any 1 ofthe 12 configurations shown in the vertical columns. Whenoperating in full speed bulk mode, only the first 64 bytes of eachbuffer are used. For example, in high speed the max packet sizeis 512 bytes, but in full speed it is 64 bytes. Even though a bufferis configured to be a 512 byte buffer, in full speed only the first64 bytes are used. The unused endpoint buffer space is notavailable for other operations. The following is an exampleendpoint configuration:

EP2–1024 double buffered; EP6–512 quad buffered (column 8in Figure 8).

Figure 8. Endpoint Configuration64

64

64

512

512

1024

1024

1024

1024

1024

1024

1024

512

512

512

512

512

512

512

512

512

512

EP2 EP2 EP2

EP6

EP6

EP8 EP8

EP0 IN&OUT

EP1 IN

EP1 OUT

1024

1024

EP61024

512

512

EP8

512

512

EP6

512

512

512

512

EP2

512

512

EP4

512

512

EP2

512

512

EP4

512

512

EP2

512

512

EP4

512

512

EP2

512

512

512

512

EP2

512

512

512

512

EP2

512

512

1024

EP2

1024

1024

EP2

1024

1024

EP2

1024

512

512

EP6

1024

1024

EP6

512

512

EP8

512

512

EP6

512

512

512

512

EP6

1024

1024

EP6

512

512

EP8

512

512

EP6

512

512

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

64

1 2 3 4 5 6 7 8 9 10 11 12

CY7C68033CY7C68034


Default Full Speed Alternate Settings

Default High Speed Alternate Settings

Table 6. Default Full Speed Alternate Settings [2, 3]

Alternate Setting 0 1 2 3

ep0 64 64 64 64

ep1out 0 64 bulk 64 int 64 int

ep1in 0 64 bulk 64 int 64 int

ep2 0 64 bulk out (2×) 64 int out (2×) 64 iso out (2×)

ep4 0 64 bulk out (2×) 64 bulk out (2×) 64 bulk out (2×)

ep6 0 64 bulk in (2×) 64 int in (2×) 64 iso in (2×)

ep8 0 64 bulk in (2×) 64 bulk in (2×) 64 bulk in (2×)

Table 7. Default High Speed Alternate Settings[2, 3]

Alternate Setting 0 1 2 3

ep0 64 64 64 64

ep1out 0 512 bulk[4] 64 int 64 int

ep1in 0 512 bulk[4] 64 int 64 int

ep2 0 512 bulk out (2×) 512 int out (2×) 512 iso out (2×)

ep4 0 512 bulk out (2×) 512 bulk out (2×) 512 bulk out (2×)

ep6 0 512 bulk in (2×) 512 int in (2×) 512 iso in (2×)

ep8 0 512 bulk in (2×) 512 bulk in (2×) 512 bulk in (2×)

Notes2. ‘0’ means ‘not implemented.’3. ‘2×’ means ‘double buffered.’4. Even though these buffers are 64 bytes, they are reported as 512 for USB 2.0 compliance. The user must never transfer packets larger than 64 bytes to EP1.

CY7C68033CY7C68034


External FIFO Interface

Architecture

The NX2LP-Flex slave FIFO architecture has eight 512-byteblocks in the endpoint RAM that directly serve as FIFOmemories, and are controlled by FIFO control signals (such asSLCS#, SLRD, SLWR, SLOE, PKTEND, and flags).

In operation, some of the eight RAM blocks fill or empty from theSIE, while the others are connected to the I/O transfer logic. Thetransfer logic takes two forms: the GPIF for internally generatedcontrol signals or the slave FIFO interface for externallycontrolled transfers.

Master/Slave Control Signals

The NX2LP-Flex endpoint FIFOS are implemented as eightphysically distinct 256 × 16 RAM blocks. The 8051/SIE canswitch any of the RAM blocks between two domains, the USB(SIE) domain and the 8051-I/O Unit domain. This switching isdone virtually instantaneously, giving essentially zero transfertime between ‘USB FIFOS’ and ‘Slave FIFOS’. Since they arephysically the same memory, no bytes are actually transferredbetween buffers.

At any time, some RAM blocks are filling/emptying with USB dataunder SIE control, while other RAM blocks are available to the8051 and/or the I/O control unit. The RAM blocks operate assingle-port in the USB domain and dual-port in the 8051-I/Odomain. The blocks can be configured as single, double, triple,or quad buffered as previously shown.

The I/O control unit implements either an internal-master (M formaster) or external-master (S for Slave) interface.

In master (M) mode, the GPIF internally controls FIFOADR[1:0]to select a FIFO. The two RDY pins can be used as flag inputsfrom an external FIFO or other logic if desired. The GPIF can berun from an internally derived clock (IFCLK), at a rate thattransfers data up to 96 Megabytes/s (48 MHz IFCLK with 16-bitinterface).

In slave (S) mode, the NX2LP-Flex accepts an internally derivedclock (IFCLK, max. frequency 48 MHz) and SLCS#, SLRD,SLWR, SLOE, PKTEND signals from external logic. Eachendpoint can individually be selected for byte or word operationby an internal configuration bit and a Slave FIFO output enablesignal SLOE enables data of the selected width. External logicmust ensure that the output enable signal is inactive when writingdata to a slave FIFO. The slave interface must operateasynchronously, where the SLRD and SLWR signals act directlyas strobes, rather than a clock qualifier as in a synchronousmode. The signals SLRD, SLWR, SLOE and PKTEND are gatedby the signal SLCS#.

GPIF and FIFO Clock Rates

An 8051 register bit selects one of two frequencies for theinternally supplied interface clock: 30 MHz and 48 MHz. A bitwithin the IFCONFIG register inverts the IFCLK signal.

The default NAND firmware image implements a 48 MHzinternally supplied interface clock. The NAND boot logic uses the

same configuration to implement 100-ns timing on the NAND busto support proper detection of all NAND Flash types.

GPIF

The GPIF is a flexible 8- or 16-bit parallel interface driven by auser-programmable finite state machine. It enables theNX2LP-Flex to perform local bus mastering and can implementa wide variety of protocols such as 8-bit NAND interface, printerparallel port, and Utopia. The default NAND firmware and bootlogic uses GPIF functionality to interface with NAND Flash.

The GPIF on the NX2LP-Flex features three programmablecontrol outputs (CTL) and two general purpose ready inputs(RDY). The GPIF data bus width can be 8 or 16 bits. Becausethe default NAND firmware image implements an 8-bit data busand up to eight chip enable pins on the GPIF ports, it isrecommended that designs based upon the default firmwareimage also use an 8-bit data bus.

Each GPIF vector defines the state of the control outputs anddetermines what state a ready input (or multiple inputs) must bebefore proceeding. The GPIF vector can be programmed toadvance a FIFO to the next data value, advance an address, andso on. A sequence of the GPIF vectors make up a singlewaveform that is executed to perform the desired data movebetween the NX2LP-Flex and the external device.

Three Control OUT Signals

The NX2LP-Flex exposes three control signals, CTL[2:0]. CTLxwaveform edges can be programmed to make transitions as fastas once per clock (20.8 ns using a 48 MHz clock).

Two Ready IN Signals

The 8051 programs the GPIF unit to test the RDY pins for GPIFbranching. The 56-pin package brings out two signals, RDY[1:0].

Long Transfer Mode

In GPIF master mode, the 8051 appropriately sets GPIFtransaction count registers (GPIFTCB3, GPIFTCB2, GPIFTCB1,or GPIFTCB0) for unattended transfers of up to 232 transactions.The GPIF automatically throttles data flow to prevent underflowor overflow until the full number of requested transactionscomplete. The GPIF decrements the value in these registers torepresent the current status of the transaction.

ECC Generation[5]

The NX2LP-Flex can calculate error correcting codes (ECCs) ondata that passes across its GPIF or slave FIFO interfaces. Thereare two ECC configurations:

■ Two ECCs, each calculated over 256 bytes (SmartMedia Standard)

■ One ECC calculated over 512 bytes.

The following two ECC configurations are selected by the ECCM bit. The ECC can correct any one-bit error or detect any two-bit error.

Note5. To use the ECC logic, the GPIF or Slave FIFO interface must be configured for byte-wide operation.

CY7C68033CY7C68034


ECCM = 0

Two 3-byte ECCs, each calculated over a 256-byte block of data.This configuration conforms to the SmartMedia Standard and isused by both the NAND boot logic and default NAND firmwareimage.

When any value is written to ECCRESET and data is thenpassed across the GPIF or slave FIFO interface, the ECC for thefirst 256 bytes of data is calculated and stored in ECC1. The ECCfor the next 256 bytes of data is stored in ECC2. After the secondECC is calculated, the values in the ECCx registers do notchange until ECCRESET is written again, even if more data issubsequently passed across the interface.

ECCM = 1

One 3-byte ECC calculated over a 512-byte block of data.

When any value is written to ECCRESET and data is thenpassed across the GPIF or slave FIFO interface, the ECC for thefirst 512 bytes of data is calculated and stored in ECC1; ECC2is unused. After the ECC is calculated, the value in ECC1 doesnot change until ECCRESET is written again, even if more datais subsequently passed across the interface

Autopointer Access

NX2LP-Flex provides two identical autopointers. They aresimilar to the internal 8051 data pointers, but with an additionalfeature: they can optionally increment after every memoryaccess. Also, the autopointers can point to any NX2LP-Flexregister or endpoint buffer space.

I2C Controller

NX2LP has one I2C port that the 8051, once running uses tocontrol external I2C devices. The I2C port operates in mastermode only. The I2C post is disabled at startup and only availablefor use after the initial NAND access.

I2C Port Pins

The I2C pins SCL and SDA must have external 2.2-k pull upresistors even if no EEPROM is connected to the NX2LP.

I2C Interface General-Purpose Access

The 8051 can control peripherals connected to the I2C bus usingthe I2CTL and I2DATA registers. NX2LP provides I2C mastercontrol only and is never an I2C slave.

CY7C68033CY7C68034


Pin Assignments

Figure 9 and Figure 10 on page 16 identify all signals for the56-pin NX2LP-Flex package.

Three modes of operation are available for the NX2LP-Flex: Portmode, GPIF Master mode, and Slave FIFO mode. These modesdefine the signals on the right edge of each column in Figure 9.The right-most column details the signal functionality from the

default NAND firmware image, which actually utilizes GPIFMaster mode. The signals on the left edge of the ‘Port’ columnare common to all modes of the NX2LP-Flex. The 8051 selectsthe interface mode using the IFCONFIG[1:0] register bits. Portmode is the power-on default configuration.

Figure 10 on page 16 details the pinout of the 56-pin packageand lists pin names for all modes of operation. Pin names withan asterisk (*) feature programmable polarity.

Figure 9. Port and Signal Mapping

RDY0RDY1

CTL0CTL1 CTL2

PA7PA6 PA5PA4 PA3/WU2 PA2 PA1/INT1# PA0/INT0#

GPIO8GPIO9

XTALINXTALOUTRESET#WAKEUP#SCLSDATA

DPLUSDMINUS

FD[15]FD[14]FD[13]FD[12]FD[11]FD[10]FD[9]FD[8]FD[7]FD[6]FD[5]FD[4]FD[3]FD[2]FD[1]FD[0]

SLRDSLWR

FLAGAFLAGBFLAGC

FLAGD/SLCS#/PA7PKTENDFIFOADR1FIFOADR0PA3/WU2SLOEPA1/INT1#PA0/INT0#

GPIO8GPIO9

FD[15]FD[14]FD[13]FD[12]FD[11]FD[10]FD[9]FD[8]FD[7]FD[6]FD[5]FD[4]FD[3]FD[2]FD[1]FD[0]

PD7PD6PD5PD4PD3PD2PD1PD0PB7PB6PB5PB4PB3PB2PB1PB0

PA7PA6PA5PA4

WU2/PA3PA2

INT1#/PA1INTO#/PA0

PE0PE1

Port GPIF Master Slave FIFODefault NAND

CE7#/GPIO7CE6#/GPIO6CE5#/GPIO5CE4#/GPIO4CE3#/GPIO3CE2#/GPIO2CE1#CE0#DD7DD6DD5DD4DD3DD2DD1DD0

R_B1#R_B2#

WE#RE0#RE1#

GPIO1GPIO0WP_SW#WP_NF#LED2# LED1# ALE CLE

GPIO8GPIO9

Firmware Use

CY7C68033CY7C68034


Figure 10. CY7C68033/CY7C68034 56-pin QFN Pin Assignment

2827262524232221201918171615

43

44

45

46

47

48

49

50

51

52

53

54

55

56

1

2

3

4

5

6

7

8

9

10

11

12

13

14

42

41

40

39

38

37

36

35

34

33

32

31

30

29

RESET#

GND

PA7/*FLAGD/SLCS#

PA6/*PKTEND

PA5/FIFOADR1

PA4/FIFOADR0

PA3/*WU2

PA2/*SLOE

PA1/INT1#

PA0/INT0#

VCC

CTL2/*FLAGC

CTL1/*FLAGB

CTL0/*FLAGA

RDY0/*SLRD

RDY1/*SLWR

AVCC

XTALOUT

XTALIN

AGND

AVCC

DPLUS

DMINUS

AGND

VCC

GND

GPIO8

RESERVED#

VC

C

*WA

KE

UP

PD

0/FD

8

PD

1/FD

9

PD

2/F

D1

0

PD

3/F

D1

1

PD

4/F

D1

2

PD

5/F

D1

3

PD

6/F

D1

4

PD

7/F

D1

5

GN

D

GP

IO9

VC

C

GN

D

GN

D

VC

C

GN

D

PB

7/FD

7

PB

6/FD

6

PB

5/FD

5

PB

4/FD

4

PB

3/FD

3

PB

2/FD

2

PB

1/FD

1

PB

0/FD

0

VC

C

SD

AT

A

SC

L

CY7C68033CY7C68034


Table 8. NX2LP-Flex Pin Descriptions [6]

56-pin QFN Pin Number

Default Pin Name

NAND Firmware

Usage

Pin Type

Default State Description

9 DMINUS N/A I/O/Z Z USB D– Signal. Connect to the USB D– signal.

8 DPLUS N/A I/O/Z Z USB D+ Signal. Connect to the USB D+ signal.

42 RESET# N/A Input N/A Active LOW Reset. Resets the entire chip. See section Reset andWakeup on page 9 for more details.

5 XTALIN N/A Input N/A Crystal Input. Connect this signal to a 24 MHz parallel-resonant,fundamental mode crystal and load capacitor to GND. It is also correct to drive XTALIN with an external 24 MHz squarewave derived from another clock source. When driving from anexternal source, the driving signal should be a 3.3 V square wave.

4 XTALOUT N/A Output N/A Crystal Output. Connect this signal to a 24 MHz parallel-resonant,fundamental mode crystal and load capacitor to GND.If an external clock is used to drive XTALIN, leave this pin open.

54 PE1 or GPIO9 GPIO9 O/Z 12 MHz GPIO9 is a bidirectional I/O port pin.

1 RDY0 or SLRD R_B1# Input N/A Multiplexed pin whose function is selected by IFCONFIG[1:0].RDY0 is a GPIF input signal.SLRD is the input-only read strobe with programmable polarity(FIFOPINPOLAR[3]) for the slave FIFOs connected to FD[7:0] orFD[15:0].R_B1# is a NAND Ready/Busy input signal.

2 RDY1 or SLWR R_B2# Input N/A Multiplexed pin whose function is selected by IFCONFIG[1:0].RDY1 is a GPIF input signal.SLWR is the input-only write strobe with programmable polarity(FIFOPINPOLAR[2]) for the slave FIFOs connected to FD[7:0] orFD[15:0].R_B2# is a NAND Ready/Busy input signal.

29 CTL0 or FLAGA

WE# O/Z H Multiplexed pin whose function is selected by IFCONFIG[1:0].CTL0 is a GPIF control output.FLAGA is a programmable slave-FIFO output status flag signal.Defaults to programmable for the FIFO selected by theFIFOADR[1:0] pins.WE# is the NAND write enable output signal.

30 CTL1 or FLAGB

RE0# O/Z H Multiplexed pin whose function is selected by IFCONFIG[1:0].CTL1 is a GPIF control output.FLAGB is a programmable slave-FIFO output status flag signal.Defaults to FULL for the FIFO selected by the FIFOADR[1:0] pins.RE0# is a NAND read enable output signal.

31 CTL2 or FLAGC

RE1# O/Z H Multiplexed pin whose function is selected by IFCONFIG[1:0].CTL2 is a GPIF control output.FLAGC is a programmable slave-FIFO output status flag signal.Defaults to EMPTY for the FIFO selected by the FIFOADR[1:0] pins.RE1# is a NAND read enable output signal.

Note6. Unused inputs should not be left floating. Tie either HIGH or LOW as appropriate. Outputs should only be pulled up or down to ensure signals at power up and in

standby. Note also that no pins should be driven while the device is powered down.

CY7C68033CY7C68034


13 PE0 or GPIO8 GPIO8 I/O/Z I GPIO8: is a bidirectional I/O port pin.

14 Reserved# N/A Input N/A Reserved. Connect to ground.

15 SCL N/A OD Z Clock for the I2C interface. Connect to VCC with a 2.2K resistor,even if no I2C peripheral is attached.

16 SDATA N/A OD Z Data for the I2C interface. Connect to VCC with a 2.2K resistor, evenif no I2C peripheral is attached.

44 WAKEUP Unused Input N/A USB Wakeup. If the 8051 is in suspend, asserting this pin starts upthe oscillator and interrupts the 8051 to allow it to exit the suspendmode. Holding WAKEUP asserted inhibits the EZ-USB chip fromsuspending. This pin has programmable polarity, controlled byWAKEUP[4].

Port A

33 PA0 or INT0# CLE I/O/Z I (PA0) Multiplexed pin whose function is selected by PORTACFG[0]PA0 is a bidirectional I/O port pin.INT0# is the active-LOW 8051 INT0 interrupt input signal, which iseither edge triggered (IT0 = 1) or level triggered (IT0 = 0).CLE is the NAND Command Latch Enable signal.

34 PA1 or INT1# ALE I/O/Z I (PA1) Multiplexed pin whose function is selected by PORTACFG[1]PA1 is a bidirectional I/O port pin.INT1# is the active-LOW 8051 INT1 interrupt input signal, which iseither edge triggered (IT1 = 1) or level triggered (IT1 = 0).ALE is the NAND Address Latch Enable signal.

35 PA2 or SLOE LED1# I/O/Z I (PA2) Multiplexed pin whose function is selected by IFCONFIG[1:0].PA2 is a bidirectional I/O port pin.SLOE is an input-only output enable with programmable polarity(FIFOPINPOLAR[4]) for the slave FIFOs connected to FD[7:0] orFD[15:0].LED1# is the data activity indicator LED sink pin.

36 PA3 or WU2 LED2# I/O/Z I (PA3) Multiplexed pin whose function is selected by WAKEUP[7] andOEA[3]PA3 is a bidirectional I/O port pin.WU2 is an alternate source for USB Wakeup, enabled by WU2ENbit (WAKEUP[1]) and polarity set by WU2POL (WAKEUP[4]). If the8051 is in suspend and WU2EN = 1, a transition on this pin startsup the oscillator and interrupts the 8051 to allow it to exit the suspendmode. Asserting this pin inhibits the chip from suspending, ifWU2EN = 1. LED2# is the chip activity indicator LED sink pin.

37 PA4 or FIFOADR0

WP_NF# I/O/Z I (PA4) Multiplexed pin whose function is selected by IFCONFIG[1:0].PA4 is a bidirectional I/O port pin.FIFOADR0 is an input-only address select for the slave FIFOsconnected to FD[7:0] or FD[15:0].WP_NF# is the NAND write-protect control output signal.

38 PA5 or FIFOADR1

WP_SW# I/O/Z I (PA5) Multiplexed pin whose function is selected by IFCONFIG[1:0].PA5 is a bidirectional I/O port pin.FIFOADR1 is an input-only address select for the slave FIFOsconnected to FD[7:0] or FD[15:0].WP_SW# is the NAND write-protect switch input signal.

Table 8. NX2LP-Flex Pin Descriptions (continued)[6]


Default Pin Name

NAND Firmware

Usage

Pin Type


CY7C68033CY7C68034


39 PA6 or PKTEND

GPIO0 (Input) I/O/Z I (PA6) Multiplexed pin whose function is selected by the IFCONFIG[1:0]bits.PA6 is a bidirectional I/O port pin.PKTEND is an input used to commit the FIFO packet data to theendpoint and whose polarity is programmable viaFIFOPINPOLAR[5].GPIO1 is a general purpose I/O signal.

40 PA7 or FLAGD or SLCS#

GPIO1 (Input) I/O/Z I (PA7) Multiplexed pin whose function is selected by the IFCONFIG[1:0]and PORTACFG[7] bits.PA7 is a bidirectional I/O port pin.FLAGD is a programmable slave-FIFO output status flag signal.SLCS# gates all other slave FIFO enable/strobesGPIO0 is a general purpose I/O signal.

Port B

18 PB0 or FD[0] DD0 I/O/Z I (PB0) Multiplexed pin whose function is selected by IFCONFIG[1:0].PB0 is a bidirectional I/O port pin.FD[0] is the bidirectional FIFO/GPIF data bus.DD0 is a bidirectional NAND data bus signal.








PORT D

45 PD0 or FD[8] CE0# I/O/Z I (PD0) Multiplexed pin whose function is selected by the IFCONFIG[1:0]and EPxFIFOCFG.0 (wordwide) bits.FD[8] is the bidirectional FIFO/GPIF data bus.CE0# is a NAND chip enable output signal.



Default Pin Name

NAND Firmware

Usage

Pin Type


CY7C68033CY7C68034


46 PD1 or FD[9] CE1# I/O/Z I (PD1) Multiplexed pin whose function is selected by the IFCONFIG[1:0]and EPxFIFOCFG.0 (wordwide) bits.FD[9] is the bidirectional FIFO/GPIF data bus.CE1# is a NAND chip enable output signal.

47 PD2 or FD[10] CE2# or GPIO2 I/O/Z I (PD2) Multiplexed pin whose function is selected by the IFCONFIG[1:0]and EPxFIFOCFG.0 (wordwide) bits.FD[10] is the bidirectional FIFO/GPIF data bus.CE2# is a NAND chip enable output signal.GPIO2 is a general purpose I/O signal.






Power and Ground

3, 7 AVCC N/A Power N/A Analog VCC. Connect this pin to 3.3 V power source. This signalprovides power to the analog section of the chip.

6, 10 AGND N/A Ground N/A Analog Ground. Connect to ground with as short a path aspossible.

11, 17, 27, 32, 43, 55

VCC N/A Power N/A VCC. Connect to 3.3 V power source.

12, 26, 28, 41, 53, 56

GND N/A Ground N/A Ground.



Default Pin Name

NAND Firmware

Usage

Pin Type


CY7C68033CY7C68034


Register Summary

NX2LP-Flex register bit definitions are described in the EZ-USB TRM in greater detail. Some registers that are listed here and in theTRM do not apply to the NX2LP-Flex. They are kept here for consistency reasons only. Registers that do not apply to the NX2LP-Flexshould be left at their default power up values.

Table 9. NX2LP-Flex Register Summary

Hex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default AccessGPIF Waveform Memories

E400 128 WAVEDATA GPIF Waveform Descriptor 0, 1, 2, 3 data

D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

E480 128 reserved

GENERAL CONFIGURATION

E50D GPCR2 General Purpose Configuration Register 2

reserved reserved reserved FULL_SPEED_ONLY

reserved reserved reserved reserved 00000000 R

E600 1 CPUCS CPU Control & Status 0 0 PORTCSTB CLKSPD1 CLKSPD0 CLKINV CLKOE 8051RES 00000010 rrbbbbbr

E601 1 IFCONFIG Interface Configuration (Ports, GPIF, slave FIFOs)

1 3048 MHz 0 IFCLKPOL ASYNC GSTATE IFCFG1 IFCFG0 10000000 RW

E602 1 PINFLAGSAB [7] Slave FIFO FLAGA and FLAGB Pin Configuration

FLAGB3 FLAGB2 FLAGB1 FLAGB0 FLAGA3 FLAGA2 FLAGA1 FLAGA0 00000000 RW

E603 1 PINFLAGSCD [7] Slave FIFO FLAGC and FLAGD Pin Configuration

FLAGD3 FLAGD2 FLAGD1 FLAGD0 FLAGC3 FLAGC2 FLAGC1 FLAGC0 00000000 RW

E604 1 FIFORESET [7] Restore FIFOS to default state

NAKALL 0 0 0 EP3 EP2 EP1 EP0 xxxxxxxx W

E605 1 BREAKPT Breakpoint Control 0 0 0 0 BREAK BPPULSE BPEN 0 00000000 rrrrbbbr

E606 1 BPADDRH Breakpoint Address H A15 A14 A13 A12 A11 A10 A9 A8 xxxxxxxx RW

E607 1 BPADDRL Breakpoint Address L A7 A6 A5 A4 A3 A2 A1 A0 xxxxxxxx RW

E608 1 UART230 230 Kbaud internally generated ref. clock

0 0 0 0 0 0 230UART1 230UART0 00000000 rrrrrrbb

E609 1 FIFOPINPOLAR [7] Slave FIFO Interface pins polarity

0 0 PKTEND SLOE SLRD SLWR EF FF 00000000 rrbbbbbb

E60A 1 REVID Chip Revision rv7 rv6 rv5 rv4 rv3 rv2 rv1 rv0 RevA00000001

R

E60B 1 REVCTL [7] Chip Revision Control 0 0 0 0 0 0 dyn_out enh_pkt 00000000 rrrrrrbb

UDMA

E60C 1 GPIFHOLDAMOUNT MSTB Hold Time (for UDMA)

0 0 0 0 0 0 HOLDTIME1 HOLDTIME0 00000000 rrrrrrbb

3 reserved

ENDPOINT CONFIGURATION

E610 1 EP1OUTCFG Endpoint 1-OUT Configuration

VALID 0 TYPE1 TYPE0 0 0 0 0 10100000 brbbrrrr

E611 1 EP1INCFG Endpoint 1-IN Configuration

VALID 0 TYPE1 TYPE0 0 0 0 0 10100000 brbbrrrr

E612 1 EP2CFG Endpoint 2 Configuration VALID DIR TYPE1 TYPE0 SIZE 0 BUF1 BUF0 10100010 bbbbbrbb

E613 1 EP4CFG Endpoint 4 Configuration VALID DIR TYPE1 TYPE0 0 0 0 0 10100000 bbbbrrrr

E614 1 EP6CFG Endpoint 6 Configuration VALID DIR TYPE1 TYPE0 SIZE 0 BUF1 BUF0 11100010 bbbbbrbb

E615 1 EP8CFG Endpoint 8 Configuration VALID DIR TYPE1 TYPE0 0 0 0 0 11100000 bbbbrrrr

2 reserved

E618 1 EP2FIFOCFG [7] Endpoint 2/slave FIFO configuration

0 INFM1 OEP1 AUTOOUT AUTOIN ZEROLENIN 0 WORDWIDE 00000101 rbbbbbrb

E619 1 EP4FIFOCFG [7] Endpoint 4/slave FIFO configuration


E61A 1 EP6FIFOCFG [7] Endpoint 6/slave FIFO configuration


E61B 1 EP8FIFOCFG [7] Endpoint 8/slave FIFO configuration


E61C 4 reserved

E620 1 EP2AUTOINLENH [7] Endpoint 2 AUTOIN Packet Length H

0 0 0 0 0 PL10 PL9 PL8 00000010 rrrrrbbb

E621 1 EP2AUTOINLENL [7] Endpoint 2 AUTOIN Packet Length L

PL7 PL6 PL5 PL4 PL3 PL2 PL1 PL0 00000000 RW


0 0 0 0 0 0 PL9 PL8 00000010 rrrrrrbb




0 0 0 0 0 PL10 PL9 PL8 00000010 rrrrrbbb

E625 1 EP6AUTOINLEN L [7] Endpoint 6 AUTOIN Packet Length L



0 0 0 0 0 0 PL9 PL8 00000010 rrrrrrbb



E628 1 ECCCFG ECC Configuration 0 0 0 0 0 0 0 ECCM 00000000 rrrrrrrb

Note7. The register can only be reset, it cannot be set.

CY7C68033CY7C68034


E629 1 ECCRESET ECC Reset x x x x x x x x 00000000 W

E62A 1 ECC1B0 ECC1 Byte 0 Address LINE15 LINE14 LINE13 LINE12 LINE11 LINE10 LINE9 LINE8 00000000 R

E62B 1 ECC1B1 ECC1 Byte 1 Address LINE7 LINE6 LINE5 LINE4 LINE3 LINE2 LINE1 LINE0 00000000 R

E62C 1 ECC1B2 ECC1 Byte 2 Address COL5 COL4 COL3 COL2 COL1 COL0 LINE17 LINE16 00000000 R

E62D 1 ECC2B0 ECC2 Byte 0 Address LINE15 LINE14 LINE13 LINE12 LINE11 LINE10 LINE9 LINE8 00000000 R

E62E 1 ECC2B1 ECC2 Byte 1 Address LINE7 LINE6 LINE5 LINE4 LINE3 LINE2 LINE1 LINE0 00000000 R

E62F 1 ECC2B2 ECC2 Byte 2 Address COL5 COL4 COL3 COL2 COL1 COL0 0 0 00000000 R

E630H.S.

1 EP2FIFOPFH [8] Endpoint 2/slave FIFO Programmable Flag H

DECIS PKTSTAT IN:PKTS[2]OUT:PFC12

IN:PKTS[1]OUT:PFC11

IN:PKTS[0]OUT:PFC10

0 PFC9 PFC8 10001000 bbbbbrbb

E630F.S.


DECIS PKTSTAT OUT:PFC12 OUT:PFC11 OUT:PFC10 0 PFC9 IN:PKTS[2]OUT:PFC8

10001000 bbbbbrbb

E631H.S.

1 EP2FIFOPFL [8] Endpoint 2/slave FIFO Programmable Flag L

PFC7 PFC6 PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW

E631F.S


IN:PKTS[1]OUT:PFC7

IN:PKTS[0]OUT:PFC6

PFC5 PFC4 PFC3 PFC2 PFC1 PFC0 00000000 RW

E632H.S.


DECIS PKTSTAT 0 IN: PKTS[1]OUT:PFC10

IN: PKTS[0]OUT:PFC9

0 0 PFC8 10001000 bbrbbrrb

E632F.S


DECIS PKTSTAT 0 OUT:PFC10 OUT:PFC9 0 0 PFC8 10001000 bbrbbrrb

E633H.S.



E633F.S


IN: PKTS[1]OUT:PFC7

IN: PKTS[0]OUT:PFC6


E634H.S.


DECIS PKTSTAT IN:PKTS[2]OUT:PFC12

IN:PKTS[1]OUT:PFC11

IN:PKTS[0]OUT:PFC10

0 PFC9 PFC8 00001000 bbbbbrbb

E634F.S


DECIS PKTSTAT OUT:PFC12 OUT:PFC11 OUT:PFC10 0 PFC9 IN:PKTS[2]OUT:PFC8

00001000 bbbbbrbb

E635H.S.



E635F.S


IN:PKTS[1]OUT:PFC7

IN:PKTS[0]OUT:PFC6


E636H.S.


DECIS PKTSTAT 0 IN: PKTS[1]OUT:PFC10

IN: PKTS[0]OUT:PFC9

0 0 PFC8 00001000 bbrbbrrb

E636F.S


DECIS PKTSTAT 0 OUT:PFC10 OUT:PFC9 0 0 PFC8 00001000 bbrbbrrb

E637H.S.



E637F.S


IN: PKTS[1]OUT:PFC7

IN: PKTS[0]OUT:PFC6


8 reserved

E640 1 EP2ISOINPKTS EP2 (if ISO) IN Packets per frame (1–3)

AADJ 0 0 0 0 0 INPPF1 INPPF0 00000001 brrrrrbb


AADJ 0 0 0 0 0 INPPF1 INPPF0 00000001 brrrrrrr


AADJ 0 0 0 0 0 INPPF1 INPPF0 00000001 brrrrrbb


AADJ 0 0 0 0 0 INPPF1 INPPF0 00000001 brrrrrrr

E644 4 reserved

E648 1 INPKTEND [8] Force IN Packet End Skip 0 0 0 EP3 EP2 EP1 EP0 xxxxxxxx W

E649 7 OUTPKTEND [8] Force OUT Packet End Skip 0 0 0 EP3 EP2 EP1 EP0 xxxxxxxx W

INTERRUPTS

E650 1 EP2FIFOIE [8] Endpoint 2 slave FIFO Flag Interrupt Enable

0 0 0 0 EDGEPF PF EF FF 00000000 RW

E651 1 EP2FIFOIRQ [8, 9] Endpoint 2 slave FIFO Flag Interrupt Request

0 0 0 0 0 PF EF FF 00000000 rrrrrbbb




0 0 0 0 0 PF EF FF 00000000 rrrrrbbb




0 0 0 0 0 PF EF FF 00000000 rrrrrbbb




0 0 0 0 0 PF EF FF 00000000 rrrrrbbb

E658 1 IBNIE IN-BULK-NAK Interrupt Enable

0 0 EP8 EP6 EP4 EP2 EP1 EP0 00000000 RW

E659 1 IBNIRQ [8] IN-BULK-NAK interrupt Request

0 0 EP8 EP6 EP4 EP2 EP1 EP0 00xxxxxx rrbbbbbb

E65A 1 NAKIE Endpoint Ping-NAK/IBN Interrupt Enable

EP8 EP6 EP4 EP2 EP1 EP0 0 IBN 00000000 RW

Table 9. NX2LP-Flex Register Summary (continued)

Hex Size Name Description b7 b6 b5 b4 b3 b2 b1 b0 Default Access

Notes8. The register can only be reset, it cannot be set.9. SFRs not part of the standard 8051 architecture.

CY7C68033CY7C68034


E65B 1 NAKIRQ [10] Endpoint Ping-NAK/IBN Interrupt Request

EP8 EP6 EP4 EP2 EP1 EP0 0 IBN xxxxxx0x bbbbbbrb

E65C 1 USBIE USB Int Enables 0 EP0ACK HSGRANT URES SUSP SUTOK SOF SUDAV 00000000 RW

E65D 1 USBIRQ [10] USB Interrupt Requests 0 EP0ACK HSGRANT URES SUSP SUTOK SOF SUDAV 0xxxxxxx rbbbbbbb

E65E 1 EPIE Endpoint Interrupt Enables

EP8 EP6 EP4 EP2 EP1OUT EP1IN EP0OUT EP0IN 00000000 RW

E65F 1 EPIRQ [10] Endpoint Interrupt Requests

EP8 EP6 EP4 EP2 EP1OUT EP1IN EP0OUT EP0IN 0 RW

E660 1 GPIFIE [10] GPIF Interrupt Enable 0 0 0 0 0 0 GPIFWF GPIFDONE 00000000 RW

E661 1 GPIFIRQ [10] GPIF Interrupt Request 0 0 0 0 0 0 GPIFWF GPIFDONE 000000xx RW

E662 1 USBERRIE USB Error Interrupt Enables

ISOEP8 ISOEP6 ISOEP4 ISOEP2 0 0 0 ERRLIMIT 00000000 RW

E663 1 USBERRIRQ [10] USB Error Interrupt Requests

ISOEP8 ISOEP6 ISOEP4 ISOEP2 0 0 0 ERRLIMIT 0000000x bbbbrrrb

E664 1 ERRCNTLIM USB Error counter and limit

EC3 EC2 EC1 EC0 LIMIT3 LIMIT2 LIMIT1 LIMIT0 xxxx0100 rrrrbbbb

E665 1 CLRERRCNT Clear Error Counter EC3:0 x x x x x x x x xxxxxxxx W

E666 1 INT2IVEC Interrupt 2 (USB) Autovector

0 I2V4 I2V3 I2V2 I2V1 I2V0 0 0 00000000 R

E667 1 INT4IVEC Interrupt 4 (slave FIFO & GPIF) Autovector

1 0 I4V3 I4V2 I4V1 I4V0 0 0 10000000 R

E668 1 INTSET-UP Interrupt 2&4 setup 0 0 0 0 AV2EN 0 INT4SRC AV4EN 00000000 RW

E669 7 reserved

INPUT/OUTPUT

E670 1 PORTACFG I/O PORTA Alternate Configuration

FLAGD SLCS 0 0 0 0 INT1 INT0 00000000 RW

E671 1 PORTCCFG I/O PORTC Alternate Configuration

GPIFA7 GPIFA6 GPIFA5 GPIFA4 GPIFA3 GPIFA2 GPIFA1 GPIFA0 00000000 RW

E672 1 PORTECFG I/O PORTE Alternate Configuration

GPIFA8 T2EX INT6 RXD1OUT RXD0OUT T2OUT T1OUT T0OUT 00000000 RW

E673 4 XTALINSRC XTALIN Clock Source 0 0 0 0 0 0 0 EXTCLK 00000000 rrrrrrrb

E677 1 reserved

E678 1 I2CS I2C Bus Control & Status START STOP LASTRD ID1 ID0 BERR ACK DONE 000xx000 bbbrrrrr

E679 1 I2DAT I2C Bus Data d7 d6 d5 d4 d3 d2 d1 d0 xxxxxxxx RW

E67A 1 I2CTL I2C Bus Control 0 0 0 0 0 0 STOPIE 400kHz 00000000 RW

E67B 1 XAUTODAT1 Autoptr1 MOVX access, when APTREN=1


E67C 1 XAUTODAT2 Autoptr2 MOVX access, when APTREN=1


UDMA CRC

E67D 1 UDMACRCH [10] UDMA CRC MSB CRC15 CRC14 CRC13 CRC12 CRC11 CRC10 CRC9 CRC8 01001010 RW

E67E 1 UDMACRCL [10] UDMA CRC LSB CRC7 CRC6 CRC5 CRC4 CRC3 CRC2 CRC1 CRC0 10111010 RW

E67F 1 UDMACRC-QUALIFIER

UDMA CRC Qualifier QENABLE 0 0 0 QSTATE QSIGNAL2 QSIGNAL1 QSIGNAL0 00000000 brrrbbbb

USB CONTROL

E680 1 USBCS USB Control & Status HSM 0 0 0 DISCON NOSYNSOF RENUM SIGRSUME x0000000 rrrrbbbb

E681 1 SUSPEND Put chip into suspend x x x x x x x x xxxxxxxx W

E682 1 WAKEUPCS Wakeup Control & Status WU2 WU WU2POL WUPOL 0 DPEN WU2EN WUEN xx000101 bbbbrbbb

E683 1 TOGCTL Toggle Control Q S R I/O EP3 EP2 EP1 EP0 x0000000 rrrbbbbb

E684 1 USBFRAMEH USB Frame count H 0 0 0 0 0 FC10 FC9 FC8 00000xxx R

E685 1 USBFRAMEL USB Frame count L FC7 FC6 FC5 FC4 FC3 FC2 FC1 FC0 xxxxxxxx R

E686 1 MICROFRAME Microframe count, 0–7 0 0 0 0 0 MF2 MF1 MF0 00000xxx R

E687 1 FNADDR USB Function address 0 FA6 FA5 FA4 FA3 FA2 FA1 FA0 0xxxxxxx R

E688 2 reserved

ENDPOINTS

E68A 1 EP0BCH [10] Endpoint 0 Byte Count H (BC15) (BC14) (BC13) (BC12) (BC11) (BC10) (BC9) (BC8) xxxxxxxx RW

E68B 1 EP0BCL [10] Endpoint 0 Byte Count L (BC7) BC6 BC5 BC4 BC3 BC2 BC1 BC0 xxxxxxxx RW

E68C 1 reserved

E68D 1 EP1OUTBC Endpoint 1 OUT Byte Count

0 BC6 BC5 BC4 BC3 BC2 BC1 BC0 0xxxxxxx RW

E68E 1 reserved

E68F 1 EP1INBC Endpoint 1 IN Byte Count 0 BC6 BC5 BC4 BC3 BC2 BC1 BC0 0xxxxxxx RW

E690 1 EP2BCH [10] Endpoint 2 Byte Count H 0 0 0 0 0 BC10 BC9 BC8 00000xxx RW

E691 1 EP2BCL [10] Endpoint 2 Byte Count L BC7/SKIP BC6 BC5 BC4 BC3 BC2 BC1 BC0 xxxxxxxx RW

E692 2 reserved

E694 1 EP4BCH [10] Endpoint 4 Byte Count H 0 0 0 0 0 0 BC9 BC8 000000xx RW


E696 2 reserved

E698 1 EP6BCH [10] Endpoint 6 Byte Count H 0 0 0 0 0 BC10 BC9 BC8 00000xxx RW





CY7C68033CY7C68034


E69A 2 reserved

E69C 1 EP8BCH [11] Endpoint 8 Byte Count H 0 0 0 0 0 0 BC9 BC8 000000xx RW

E69D 1 EP8BCL [11] Endpoint 8 Byte Count L BC7/SKIP BC6 BC5 BC4 BC3 BC2 BC1 BC0 xxxxxxxx RW

E69E 2 reserved

E6A0 1 EP0CS Endpoint 0 Control and Status

HSNAK 0 0 0 0 0 BUSY STALL 10000000 bbbbbbrb

E6A1 1 EP1OUTCS Endpoint 1 OUT Control and Status

0 0 0 0 0 0 BUSY STALL 00000000 bbbbbbrb

E6A2 1 EP1INCS Endpoint 1 IN Control and Status

0 0 0 0 0 0 BUSY STALL 00000000 bbbbbbrb


0 NPAK2 NPAK1 NPAK0 FULL EMPTY 0 STALL 00101000 rrrrrrrb


0 0 NPAK1 NPAK0 FULL EMPTY 0 STALL 00101000 rrrrrrrb


0 NPAK2 NPAK1 NPAK0 FULL EMPTY 0 STALL 00000100 rrrrrrrb


0 0 NPAK1 NPAK0 FULL EMPTY 0 STALL 00000100 rrrrrrrb

E6A7 1 EP2FIFOFLGS Endpoint 2 slave FIFO Flags

0 0 0 0 0 PF EF FF 00000010 R


0 0 0 0 0 PF EF FF 00000010 R


0 0 0 0 0 PF EF FF 00000110 R

E6AA 1 EP8FIFOFLGS Endpoint 8 slave FIFO Flags

0 0 0 0 0 PF EF FF 00000110 R

E6AB 1 EP2FIFOBCH Endpoint 2 slave FIFO total byte count H

0 0 0 BC12 BC11 BC10 BC9 BC8 00000000 R

E6AC 1 EP2FIFOBCL Endpoint 2 slave FIFO total byte count L

BC7 BC6 BC5 BC4 BC3 BC2 BC1 BC0 00000000 R

E6AD 1 EP4FIFOBCH Endpoint 4 slave FIFO total byte count H

0 0 0 0 0 BC10 BC9 BC8 00000000 R

E6AE 1 EP4FIFOBCL Endpoint 4 slave FIFO total byte count L


E6AF 1 EP6FIFOBCH Endpoint 6 slave FIFO total byte count H

0 0 0 0 BC11 BC10 BC9 BC8 00000000 R

E6B0 1 EP6FIFOBCL Endpoint 6 slave FIFO total byte count L


E6B1 1 EP8FIFOBCH Endpoint 8 slave FIFO total byte count H

0 0 0 0 0 BC10 BC9 BC8 00000000 R

E6B2 1 EP8FIFOBCL Endpoint 8 slave FIFO total byte count L


E6B3 1 SUDPTRH Setup Data Pointer high address byte

A15 A14 A13 A12 A11 A10 A9 A8 xxxxxxxx RW

E6B4 1 SUDPTRL Setup Data Pointer low address byte

A7 A6 A5 A4 A3 A2 A1 0 xxxxxxx0 bbbbbbbr

E6B5 1 SUDPTRCTL Setup Data Pointer Auto Mode

0 0 0 0 0 0 0 SDPAUTO 00000001 RW

2 reserved

E6B8 8 SET-UPDAT 8 bytes of setup data D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx R

SET-UPDAT[0] = bmRequestType

SET-UPDAT[1] = bmRequest

SET-UPDAT[2:3] = wValue

SET-UPDAT[4:5] = wIndex

SET-UPDAT[6:7] = wLength

GPIF

E6C0 1 GPIFWFSELECT Waveform Selector SINGLEWR1 SINGLEWR0 SINGLERD1 SINGLERD0 FIFOWR1 FIFOWR0 FIFORD1 FIFORD0 11100100 RW

E6C1 1 GPIFIDLECS GPIF Done, GPIF IDLE drive mode

DONE 0 0 0 0 0 0 IDLEDRV 10000000 RW

E6C2 1 GPIFIDLECTL Inactive Bus, CTL states 0 0 CTL5 CTL4 CTL3 CTL2 CTL1 CTL0 11111111 RW

E6C3 1 GPIFCTLCFG CTL Drive Type TRICTL 0 CTL5 CTL4 CTL3 CTL2 CTL1 CTL0 00000000 RW

E6C4 1 GPIFADRH [11] GPIF Address H 0 0 0 0 0 0 0 GPIFA8 00000000 RW

E6C5 1 GPIFADRL [11] GPIF Address L GPIFA7 GPIFA6 GPIFA5 GPIFA4 GPIFA3 GPIFA2 GPIFA1 GPIFA0 00000000 RW

FLOWSTATE

E6C6 1 FLOWSTATE Flowstate Enable and Selector

FSE 0 0 0 0 FS2 FS1 FS0 00000000 brrrrbbb

E6C7 1 FLOWLOGIC Flowstate Logic LFUNC1 LFUNC0 TERMA2 TERMA1 TERMA0 TERMB2 TERMB1 TERMB0 00000000 RW




CY7C68033CY7C68034


E6C8 1 FLOWEQ0CTL CTL-Pin States in Flowstate (when Logic = 0)

CTL0E3 CTL0E2 CTL0E1 / CTL5

CTL0E0 / CTL4

CTL3 CTL2 CTL1 CTL0 00000000 RW

E6C9 1 FLOWEQ1CTL CTL-Pin States in Flowstate (when Logic = 1)

CTL0E3 CTL0E2 CTL0E1 / CTL5

CTL0E0 / CTL4

CTL3 CTL2 CTL1 CTL0 00000000 RW

E6CA 1 FLOWHOLDOFF Holdoff Configuration HOPERIOD3 HOPERIOD2 HOPERIOD1 HOPERIOD0

HOSTATE HOCTL2 HOCTL1 HOCTL0 00010010 RW

E6CB 1 FLOWSTB Flowstate Strobe Configuration

SLAVE RDYASYNC CTLTOGL SUSTAIN 0 MSTB2 MSTB1 MSTB0 00100000 RW

E6CC 1 FLOWSTBEDGE Flowstate Rising/Falling Edge Configuration

0 0 0 0 0 0 FALLING RISING 00000001 rrrrrrbb

E6CD 1 FLOWSTBPERIOD Master-Strobe Half-Period D7 D6 D5 D4 D3 D2 D1 D0 00000010 RW

E6CE 1 GPIFTCB3 [12] GPIF Transaction Count Byte 3

TC31 TC30 TC29 TC28 TC27 TC26 TC25 TC24 00000000 RW

E6CF 1 GPIFTCB2 [12] GPIF Transaction Count Byte 2


E6D0 1 GPIFTCB1 [12] GPIF Transaction Count Byte 1


E6D1 1 GPIFTCB0 [12] GPIF Transaction Count Byte 0


2 reserved 00000000 RW

reserved

reserved 1

E6D2 1 EP2GPIFFLGSEL [12] Endpoint 2 GPIF Flag select

0 0 0 0 0 0 FS1 FS0 00000000 RW

E6D3 1 EP2GPIFPFSTOP Endpoint 2 GPIF stop transaction on prog. flag

0 0 0 0 0 0 0 FIFO2FLAG 00000000 RW

E6D4 1 EP2GPIFTRIG [12] Endpoint 2 GPIF Trigger x x x x x x x x xxxxxxxx W

3 reserved

reserved

reserved

E6DA 1 EP4GPIFFLGSEL [12] Endpoint 4 GPIF Flag select

0 0 0 0 0 0 FS1 FS0 00000000 RW

E6DB 1 EP4GPIFPFSTOP Endpoint 4 GPIF stop transaction on GPIF Flag

0 0 0 0 0 0 0 FIFO4FLAG 00000000 RW

E6DC 1 EP4GPIFTRIG [12] Endpoint 4 GPIF Trigger x x x x x x x x xxxxxxxx W

3 reserved

reserved

reserved

E6E2 1 EP6GPIFFLGSEL [12] Endpoint 6 GPIF Flag select

0 0 0 0 0 0 FS1 FS0 00000000 RW

E6E3 1 EP6GPIFPFSTOP Endpoint 6 GPIF stop transaction on prog. flag

0 0 0 0 0 0 0 FIFO6FLAG 00000000 RW

E6E4 1 EP6GPIFTRIG [12] Endpoint 6 GPIF Trigger x x x x x x x x xxxxxxxx W

3 reserved

reserved

reserved

E6EA 1 EP8GPIFFLGSEL [12] Endpoint 8 GPIF Flag select

0 0 0 0 0 0 FS1 FS0 00000000 RW

E6EB 1 EP8GPIFPFSTOP Endpoint 8 GPIF stop transaction on prog. flag

0 0 0 0 0 0 0 FIFO8FLAG 00000000 RW

E6EC 1 EP8GPIFTRIG [12] Endpoint 8 GPIF Trigger x x x x x x x x xxxxxxxx W

3 reserved

E6F0 1 XGPIFSGLDATH GPIF Data H (16-bit mode only)


E6F1 1 XGPIFSGLDATLX Read/Write GPIF Data L & trigger transaction


E6F2 1 XGPIFSGLDATLNOX Read GPIF Data L, no transaction trigger

D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx R

E6F3 1 GPIFREADYCFG Internal RDY, Sync/Async, RDY pin states

INTRDY SAS TCXRDY5 0 0 0 0 0 00000000 bbbrrrrr

E6F4 1 GPIFREADYSTAT GPIF Ready Status 0 0 RDY5 RDY4 RDY3 RDY2 RDY1 RDY0 00xxxxxx R

E6F5 1 GPIFABORT Abort GPIF Waveforms x x x x x x x x xxxxxxxx W

E6F6 2 reserved

ENDPOINT BUFFERS

E740 64 EP0BUF EP0-IN/-OUT buffer D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

E780 64 EP10UTBUF EP1-OUT buffer D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

E7C0 64 EP1INBUF EP1-IN buffer D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

2048 reserved RW




CY7C68033CY7C68034


F000 1024 EP2FIFOBUF 512/1024-byte EP 2/slave FIFO buffer (IN or OUT)


F400 512 EP4FIFOBUF 512 byte EP 4/slave FIFO buffer (IN or OUT)


F600 512 reserved

F800 1024 EP6FIFOBUF 512/1024-byte EP 6/slave FIFO buffer (IN or OUT)


FC00 512 EP8FIFOBUF 512 byte EP 8/slave FIFO buffer (IN or OUT)


FE00 512 reserved

xxxx I²C Configuration Byte 0 DISCON 0 0 0 0 0 400 kHz xxxxxxxx[14] n/a

Special Function Registers (SFRs)

80 1 IOA [13] Port A (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

81 1 SP Stack Pointer D7 D6 D5 D4 D3 D2 D1 D0 00000111 RW

82 1 DPL0 Data Pointer 0 L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW

83 1 DPH0 Data Pointer 0 H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW

84 1 DPL1 [13] Data Pointer 1 L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW

85 1 DPH1 [13] Data Pointer 1 H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW

86 1 DPS [13] Data Pointer 0/1 select 0 0 0 0 0 0 0 SEL 00000000 RW

87 1 PCON Power Control SMOD0 x 1 1 x x x IDLE 00110000 RW

88 1 TCON Timer/Counter Control (bit addressable)

TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 00000000 RW

89 1 TMOD Timer/Counter Mode Control

GATE CT M1 M0 GATE CT M1 M0 00000000 RW

8A 1 TL0 Timer 0 reload L D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

8B 1 TL1 Timer 1 reload L D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

8C 1 TH0 Timer 0 reload H D15 D14 D13 D12 D11 D10 D9 D8 00000000 RW

8D 1 TH1 Timer 1 reload H D15 D14 D13 D12 D11 D10 D9 D8 00000000 RW

8E 1 CKCON [13] Clock Control x x T2M T1M T0M MD2 MD1 MD0 00000001 RW

8F 1 reserved

90 1 IOB [13] Port B (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

91 1 EXIF [13] External Interrupt Flag(s) IE5 IE4 I²CINT USBNT 1 0 0 0 00001000 RW

92 1 MPAGE [13] Upper Addr Byte of MOVX using @R0/@R1

A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW

93 5 reserved

98 1 SCON0 Serial Port 0 Control (bit addressable)

SM0_0 SM1_0 SM2_0 REN_0 TB8_0 RB8_0 TI_0 RI_0 00000000 RW

99 1 SBUF0 Serial Port 0 Data Buffer D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

9A 1 AUTOPTRH1 [13] Autopointer 1 Address H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW

9B 1 AUTOPTRL1 [13] Autopointer 1 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW

9C 1 reserved

9D 1 AUTOPTRH2 [13] Autopointer 2 Address H A15 A14 A13 A12 A11 A10 A9 A8 00000000 RW

9E 1 AUTOPTRL2 [13] Autopointer 2 Address L A7 A6 A5 A4 A3 A2 A1 A0 00000000 RW

9F 1 reserved

A0 1 IOC [13] Port C (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

A1 1 INT2CLR [13] Interrupt 2 clear x x x x x x x x xxxxxxxx W

A2 1 INT4CLR [13] Interrupt 4 clear x x x x x x x x xxxxxxxx W

A3 5 reserved

A8 1 IE Interrupt Enable (bit addressable)

EA ES1 ET2 ES0 ET1 EX1 ET0 EX0 00000000 RW

A9 1 reserved

AA 1 EP2468STAT [13] Endpoint 2,4,6,8 status flags

EP8F EP8E EP6F EP6E EP4F EP4E EP2F EP2E 01011010 R

AB 1 EP24FIFOFLGS [13] Endpoint 2,4 slave FIFO status flags

0 EP4PF EP4EF EP4FF 0 EP2PF EP2EF EP2FF 00100010 R

AC 1 EP68FIFOFLGS [13] Endpoint 6,8 slave FIFO status flags

0 EP8PF EP8EF EP8FF 0 EP6PF EP6EF EP6FF 01100110 R

AD 2 reserved

AF 1 AUTOPTRSET-UP [13] Autopointer 1&2 setup 0 0 0 0 0 APTR2INC APTR1INC APTREN 00000110 RW

B0 1 IOD [13] Port D (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

B1 1 IOE [13] Port E (NOT bit addressable)


B2 1 OEA [13] Port A Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

B3 1 OEB [13] Port B Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

B4 1 OEC [13] Port C Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

B5 1 OED [13] Port D Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

B6 1 OEE [13] Port E Output Enable D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

B7 1 reserved



Notes13. SFRs not part of the standard 8051 architecture.14. If no NAND is detected by the SIE then the default is 00000000.

CY7C68033CY7C68034


B8 1 IP Interrupt Priority (bit addressable)

1 PS1 PT2 PS0 PT1 PX1 PT0 PX0 10000000 RW

B9 1 reserved

BA 1 EP01STAT [15] Endpoint 0&1 Status 0 0 0 0 0 EP1INBSY EP1OUTBSY

EP0BSY 00000000 R

BB 1 GPIFTRIG [15, 16] Endpoint 2,4,6,8 GPIF slave FIFO Trigger

DONE 0 0 0 0 RW EP1 EP0 10000xxx brrrrbbb

BC 1 reserved

BD 1 GPIFSGLDATH [15] GPIF Data H (16-bit mode only)


BE 1 GPIFSGLDATLX [15] GPIF Data L w/Trigger D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx RW

BF 1 GPIFSGLDATLNOX [15]

GPIF Data L w/No Trigger D7 D6 D5 D4 D3 D2 D1 D0 xxxxxxxx R

C0 1 SCON1 [15] Serial Port 1 Control (bit addressable)

SM0_1 SM1_1 SM2_1 REN_1 TB8_1 RB8_1 TI_1 RI_1 00000000 RW

C1 1 SBUF1 [15] Serial Port 1 Data Buffer D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

C2 6 reserved

C8 1 T2CON Timer/Counter 2 Control (bit addressable)

TF2 EXF2 RCLK TCLK EXEN2 TR2 CT2 CPRL2 00000000 RW

C9 1 reserved

CA 1 RCAP2L Capture for Timer 2, auto-reload, up-counter

D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

CB 1 RCAP2H Capture for Timer 2, auto-reload, up-counter

D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

CC 1 TL2 Timer 2 reload L D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

CD 1 TH2 Timer 2 reload H D15 D14 D13 D12 D11 D10 D9 D8 00000000 RW

CE 2 reserved

D0 1 PSW Program Status Word (bit addressable)

CY AC F0 RS1 RS0 OV F1 P 00000000 RW

D1 7 reserved

D8 1 EICON [15] External Interrupt Control SMOD1 1 ERESI RESI INT6 0 0 0 01000000 RW

D9 7 reserved

E0 1 ACC Accumulator (bit addressable)

D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

E1 7 reserved

E8 1 EIE [15] External Interrupt Enable(s)

1 1 1 EX6 EX5 EX4 EI²C EUSB 11100000 RW

E9 7 reserved

F0 1 B B (bit addressable) D7 D6 D5 D4 D3 D2 D1 D0 00000000 RW

F1 7 reserved

F8 1 EIP [15] External Interrupt Priority Control

1 1 1 PX6 PX5 PX4 PI²C PUSB 11100000 RW

F9 7 reserved



r = read-only bit

w = write-only bit

b = both read/write bit

R = all bits read-onlyW = all bits write-only

Notes15. SFRs not part of the standard 8051 architecture.16. If no NAND is detected by the SIE then the default is 00000000.

CY7C68033CY7C68034


Absolute Maximum Ratings

Exceeding maximum ratings may impair the useful life of thedevice. These user guidelines are not tested.

Storage Temperature ............................... –65 °C to +150 °C

Ambient Temperature with Power Supplied (Commercial) ............... 0 °C to +70 °C

Ambient Temperature with Power Supplied (Industrial) .............. –40 °C to +105 °C

Supply Voltage to Ground Potential .............–0.5 V to +4.0 V

DC Input Voltage to any Input Pin ....................... +5.25 V[17]

DC Voltage Applied to Outputs in High Z State ...................... –0.5 V to VCC + 0.5 V

Power Dissipation .................................................... 300 mW

Static Discharge Voltage ......................................... > 2000 V

Max Output Current, per I/O port ................................ 10 mA

Operating Conditions

TA (Ambient Temperature Under Bias) Commercial ................................................... 0 °C to +70 °C

TA (Ambient Temperature Under Bias) Industrial .................................................. –40 °C to +105 °C

Supply Voltage .........................................+3.00 V to +3.60 V

Ground Voltage ................................................................ 0 V

FOSC (Oscillator or Crystal Frequency) ............. 24 MHz ± 100 ppm (Parallel Resonant)

USB Transceiver

USB 2.0-compliant in full and high speed modes.

DC Electrical Characteristics

Parameter Description Conditions Min Typ Max Unit

VCC Supply voltage 3.00 3.3 3.60 V

VCC ramp up 0 to 3.3 V 200 – – s

VIH Input HIGH voltage 2 – 5.25 V

VIL Input LOW voltage –0.5 – 0.8 V

VIH_X Crystal input HIGH voltage 2 – 5.25 V

VIL_X Crystal input LOW voltage –0.5 – 0.8 V

II Input leakage current 0< VIN < VCC – – ±10 A

VOH Output voltage HIGH IOUT = 4 mA 2.4 – – V

VOL Output LOW voltage IOUT = –4 mA – – 0.4 V

IOH Output current HIGH – – 4 mA

IOL Output current LOW – – 4 mA

CIN Input pin capacitance Except D+/D– – – 10 pF

D+/D– – – 15 pF

ISUSP Suspend current Connected – 300 380 [18] A

CY7C68034 Disconnected – 100 150 [18] A

Suspend current Connected – 0.5 1.2 [18] mA

CY7C68033 Disconnected – 0.3 1.0 [18] mA

ICC Supply current 8051 running, connected to USB HS – 43 – mA

8051 running, connected to USB FS – 35 – mA

IUNCONFIG Unconfigured current Before bMaxPower granted by host – 43 – mA

TRESET Reset time after valid power VCC min = 3.0 V 5.0 – – ms

Pin reset after powered on 200 – – s

Notes17. Applying power to I/O pins when the chip is not powered is not recommended.18. .Measured at Max VCC, 25 °C.

CY7C68033CY7C68034


AC Electrical Characteristics

USB Transceiver

USB 2.0-compliant in full and high speed modes.

Slave FIFO Asynchronous Read

Figure 11. Slave FIFO Asynchronous Read Timing Diagram [19]

Slave FIFO Asynchronous Write

Figure 12. Slave FIFO Asynchronous Write Timing Diagram [19]

Table 10. Slave FIFO Asynchronous Read Parameters [20]

Parameter Description Min Max Unit

tRDpwl SLRD pulse width LOW 50 – ns

tRDpwh SLRD pulse width HIGH 50 – ns

tXFLG SLRD to FLAGS output propagation delay – 70 ns

tXFD SLRD to FIFO data output propagation delay – 15 ns

tOEon SLOE turn on to FIFO data valid – 10.5 ns

tOEoff SLOE turn off to FIFO data hold – 10.5 ns

SLRD

FLAGS

tRDpwl

tRDpwh

SLOE

tXFLG

tXFD

DATA

tOEon tOEoff

N+1N

DATA

tSFDtFDH

FLAGS tXFD

SLWR/SLCS#

tWRpwh

tWRpwl

Table 11. Slave FIFO Asynchronous Write Parameters with Internally Sourced IFCLK [21]


tWRpwl SLWR pulse LOW 50 – ns

tWRpwh SLWR pulse HIGH 70 – ns

tSFD SLWR to FIFO DATA setup time 10 – ns

tFDH FIFO DATA to SLWR hold time 10 – ns

tXFD SLWR to FLAGS output propagation delay – 70 ns

Notes19. Dashed lines denote signals with programmable polarity.20. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.21. GPIF asynchronous RDYx signals have a minimum setup time of 50 ns when using internal 48 MHz IFCLK.

CY7C68033CY7C68034


Slave FIFO Asynchronous Packet End Strobe

Figure 13. Slave FIFO Asynchronous Packet End Strobe Timing Diagram [22]

Slave FIFO Output Enable

Figure 14. Slave FIFO Output Enable Timing Diagram [24]

Table 12. Slave FIFO Asynchronous Packet End Strobe Parameters [23]


tPEpwl PKTEND pulse width LOW 50 – ns

tPWpwh PKTEND pulse width HIGH 50 – ns

tXFLG PKTEND to FLAGS output propagation delay – 115 ns

Table 13. Slave FIFO Output Enable Parameters


tOEon SLOE assert to FIFO DATA output – 10.5 ns

tOEoff SLOE deassert to FIFO DATA hold – 10.5 ns

FLAGS

tXFLG

PKTEND tPEpwl

tPEpwh

SLOE

DATAtOEon

tOEoff

Notes22. SFRs not part of the standard 8051 architecture.23. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.24. Dashed lines denote signals with programmable polarity.

CY7C68033CY7C68034


Slave FIFO Address to Flags/Data

Figure 15. Slave FIFO Address to Flags/Data Timing Diagram [25]

Slave FIFO Asynchronous Address

Figure 16. Slave FIFO Asynchronous Address Timing Diagram [25]

Table 14. Slave FIFO Address to Flags/Data Parameters


tXFLG FIFOADR[1:0] to FLAGS output propagation delay – 10.7 ns

tXFD FIFOADR[1:0] to FIFODATA output propagation delay – 14.3 ns

FIFOADR [1.0]

DATA

tXFLG

tXFD

FLAGS

N N+1

SLRD/SLWR/PKTEND

SLCS/FIFOADR [1:0]

tSFAtFAH

Table 15. Slave FIFO Asynchronous Address Parameters [26]


tSFA FIFOADR[1:0] to SLRD/SLWR/PKTEND Setup Time 10 – ns

tFAH RD/WR/PKTEND to FIFOADR[1:0] Hold Time 10 – ns

Notes25. Dashed lines denote signals with programmable polarity.26. Slave FIFO asynchronous parameter values use internal IFCLK setting at 48 MHz.

CY7C68033CY7C68034


Sequence Diagram

Sequence Diagram of a Single and Burst Asynchronous Read

Figure 17. Slave FIFO Asynchronous Read Sequence and Timing Diagram [27]

Figure 18. Slave FIFO Asynchronous Read Sequence of Events Diagram

Figure 17 shows the timing relationship of the SLAVE FIFOsignals during an asynchronous FIFO read. It shows a singleread followed by a burst read.

■ At t = 0 the FIFO address is stable and the SLCS signal isasserted.

■ At t = 1, SLOE is asserted. This results in the data bus beingdriven. The data that is driven on to the bus is previous data,it data that was in the FIFO from a prior read cycle.

■ At t = 2, SLRD is asserted. The SLRD must meet the minimumactive pulse of tRDpwl and minimum deactive pulse width oftRDpwh. If SLCS is used then, SLCS must be in asserted withSLRD or before SLRD is asserted (that is the SLCS and SLRDsignals must both be asserted to start a valid read condition).

■ The data that is driven, after asserting SLRD, is the updateddata from the FIFO. This data is valid after a propagation delayof tXFD from the activating edge of SLRD. In Figure 17, data Nis the first valid data read from the FIFO. For data to appear onthe data bus during the read cycle (that is SLRD is asserted),SLOE MUST be in an asserted state. SLRD and SLOE canalso be tied together.

The same sequence of events is also shown for a burst readmarked with T = 0 through 5.

Note In burst read mode, during SLOE is assertion, the data busis in a driven state and outputs the previous data. After SLRD isasserted, the data from the FIFO is driven on the data bus (SLOEmust also be asserted) and then the FIFO pointer isincremented.

SLRD

FLAGS

SLOE

DATA

tRDpwhtRDpwl

tOEon

tXFD

tXFLG

NData (X)

tXFD

N+1

tXFD

tOEoff

N+3N+2

tOEoff

tXFLG

tSFA tFAH

FIFOADR

SLCS

Driven

tXFD

tOEon

tRDpwhtRDpwl tRDpwhtRDpwl tRDpwhtRDpwl

tFAH tSFA

N

t=0T=0

T=1 T=7

T=2 T=3 T=4 T=5 T=6

t=1

t=2 t=3

t=4

N N

SLOE SLRD

FIFO POINTER N+3

FIFO DATA BUS Not Driven Driven: X N Not Driven

SLOE

N

N+2

N+3

SLRD

N

N+1

SLRD

N+1

SLRD

N+1

N+2

SLRD

N+2

SLRD

N+2

N+1

SLOE

Not Driven

SLOE

N

N+1

N+1

Note27. Dashed lines denote signals with programmable polarity.

CY7C68033CY7C68034


Sequence Diagram of a Single and Burst Asynchronous Write

Figure 19. Slave FIFO Asynchronous Write Sequence and Timing Diagram [28]

Figure 19 shows the timing relationship of the SLAVE FIFO writein an asynchronous mode. The diagram shows a single writefollowed by a burst write of three bytes and committing the4-byte-short packet using PKTEND.

■ At t = 0 the FIFO address is applied, insuring that it meets thesetup time of tSFA. If SLCS is used, it must also be asserted(SLCS may be tied low in some applications).

■ At t = 1 SLWR is asserted. SLWR must meet the minimumactive pulse of tWRpwl and minimum de-active pulse width oftWRpwh. If the SLCS is used, it must be in asserted with SLWRor before SLWR is asserted.

■ At t = 2, data must be present on the bus tSFD before thedeasserting edge of SLWR.

At t = 3, deasserting SLWR causes the data to be written fromthe data bus to the FIFO and then increments the FIFO pointer.

The FIFO flag is also updated after tXFLG from the deassertingedge of SLWR.

The same sequence of events are shown for a burst write and isindicated by the timing marks of T = 0 through 5.

Note In the burst write mode, after SLWR is deasserted, the datais written to the FIFO and then the FIFO pointer is incrementedto the next byte in the FIFO. The FIFO pointer is postincremented.

As shown in Figure 19 after the four bytes are written to the FIFOand SLWR is deasserted, the short 4-byte packet can becommitted to the host using the PKTEND. The external deviceshould be designed to not assert SLWR and the PKTEND signalat the same time. It should be designed to assert the PKTENDafter SLWR is deasserted and met the minimum de-assertedpulse width. The FIFOADDR lines are to be held constant duringthe PKTEND assertion.

PKTEND

SLWR

FLAGS

DATA

tWRpwhtWRpwl

tXFLG

N

tSFD

N+1

tXFLG

tSFA tFAH

FIFOADR

SLCS

tWRpwhtWRpwl tWRpwhtWRpwl tWRpwhtWRpwl

tFAH tSFA

tFDH tSFD

N+2

tFDH tSFD

N+3

tFDHtSFD tFDH

tPEpwhtPEpwl

t=0

t=2

t =1 t=3

T=0

T=2

T=1 T=3 T=6 T=9

T=5 T=8

T=4 T=7

Note28. Dashed lines denote signals with programmable polarity.

CY7C68033CY7C68034


Ordering Code Definitions

Ordering Information

Ordering Code Description

Silicon for battery-powered applications

CY7C68034-56LTXC 8 × 8 mm, 56-pin QFN (Sawn)

CY7C68034-56LTXI 8 × 8 mm, 56-pin QFN (Sawn)

Silicon for non-battery-powered applications

CY7C68033-56LTXC 8 × 8 mm, 56-pin QFN (Sawn)

Development Kit

CY3686 EZ-USB NX2LP-Flex Development Kit

X = T or blank T = Tape and Reel; blank = Tube

Temperature Range: X = C or I C = Commercial; I = Industrial

X = Pb-free (RoHS Compliant)

Package Type: LT = QFN package

No. of pins in package: 56-pin

Part Number: 03X = 034 or 033

Family Code: 68 = USB

Technology Code: C = CMOS

Marketing Code: 7 = SRAM

Company ID: CY = Cypress

7CY 68 - LT XX X5603XC

CY7C68033CY7C68034


Package DiagramsFigure 20. 56-pin QFN (8 × 8 × 1.0 mm) LT56B 4.5 × 5.2 EPAD (Sawn) Package Outline, 001-53450

001-53450 *D

CY7C68033CY7C68034


PCB Layout Recommendations

Follow these recommendations [29] to ensure reliable highperformance operation:

■ At least a four-layer impedance controlled boards isrecommended to maintain signal quality.

■ Specify impedance targets (ask your board vendor what theycan achieve) to meet USB specifications.

■ To control impedance, maintain trace widths and trace spacing.

■ Minimize any stubs to avoid reflected signals.

■ Connections between the USB connector shell and signalground must be done near the USB connector.

■ Bypass/flyback caps on VBUS, near connector, arerecommended.

■ DPLUS and DMINUS trace lengths should be kept to within2 mm of each other in length, with preferred length of20–30 mm.

■ Maintain a solid ground plane under the DPLUS and DMINUStraces. Do not allow the plane to be split under these traces.

■ No vias should be placed on the DPLUS or DMINUS tracerouting unless absolutely necessary.

■ Isolate the DPLUS and DMINUS traces from all other signaltraces as much as possible.

Quad Flat Package No Leads (QFN) Package Design Notes

Electrical contact of the part to the printed circuit board (PCB) ismade by soldering the leads on the bottom surface of thepackage to the PCB. Therefore, special attention is required tothe heat transfer area below the package to provide a goodthermal bond to the circuit board. Design a copper (Cu) fill intothe PCB as a thermal pad under the package. Heat is transferredfrom the NX2LP-Flex to the PCB through the device’s metalpaddle on the bottom side of the package. It is then conductedfrom the PCB’s thermal pad to the inner ground plane by a5 × 5 array of vias. A via is a plated through hole in the PCB witha finished diameter of 13 mil. The QFN’s metal die paddle mustbe soldered to the PCB’s thermal pad. Solder mask is placed onthe board top side over each via to resist solder flow into the via.The mask on the top side also minimizes outgassing during thesolder reflow process.

For further information on this package design, refer to theapplication note Application Note for Surface Mount Assembly ofAmkor’s Eutectic and Lead-Free CSPnl™ Wafer Level ChipScale Packages. This application note provides detailedinformation on board mounting guidelines, soldering flow, reworkprocess, and so on.

Note29. Source for recommendations: EZ-USB FX2™PCB Design Recommendations and High Speed USB Platform Design Guidelines.

http://www.amkor.com/index.cfm?objectid=ED32B492-0164-C3E5-9F7ACF8E717E05BE

http://www.amkor.com/index.cfm?objectid=ED32B492-0164-C3E5-9F7ACF8E717E05BE


http://www.usb.org/developers/docs/hs_usb_pdg_r1_0.pdf

CY7C68033CY7C68034


Figure 21 displays a cross-sectional area underneath the package. The cross section is of only one via. The solder paste templateneeds to be designed to enable at least 50% solder coverage. The thickness of the solder paste template should be 5 mil. It isrecommended that ‘No Clean’ type 3 solder paste is used for mounting the part. Nitrogen purge is recommended during reflow.

Figure 22 is a plot of the solder mask pattern and Figure 23 displays an X-Ray image of the assembly (darker areas indicate solder).

Figure 21. Cross-section of the Area Underneath the QFN Package.

Figure 22. Plot of the Solder Mask (White Area)

Figure 23. X-ray Image of the Assembly

0.017” dia

Solder Mask

Cu Fill Cu Fill

PCB MaterialPCB Material0.013” dia

Via hole for thermally connecting the

QFN to the circuit board ground plane.This figure only shows the top three layers of the

circuit board: Top Solder, PCB Dielectric, and the Ground Plane.

CY7C68033CY7C68034


Acronyms Document Conventions

Units of MeasureAcronym Description

ASIC application specific integrated circuit

CPU central processing unit

DSP digital signal processor

ECC error correcting codes

EEPROM electrically erasable programmable read only memory

FIFO first in first out

GPIF general programmable interface

GPIO general purpose input/output

I/O input/output

LAN local area network

LSB least-significant bit

MSB most-significant bit

PLL phase locked loop

PCB printed circuit board

PSoC programmable system-on-chip

QFN quad flat no leads

RAM random access memory

ROM read only memory

SCL serial clock

SDA serial data line

SIE serial interface engine

USB universal serial bus

Symbol Unit of Measure

°C degree Celsius

kHz kilohertz

MHz megahertz

µA microampere

µs microsecond

µW microwatt

mA milliampere

mm millimeter

ms millisecond

mV millivolt

mW milliwatt

ns nanosecond

ohms

% percent

pF picofarad

ppm parts per million

V volt

CY7C68033CY7C68034


Document History Page

Document Title: CY7C68033/CY7C68034, EZ-USB® NX2LP-Flex™ Flexible USB NAND Flash ControllerDocument Number: 001-04247

Rev. ECN No. Submission Date

Orig. of Change Description of Change

** 388499 See ECN GIR Preliminary draft

*A 394699 See ECN XUT Minor Change: Upload data sheet to external website. Publicly announcing the parts. No physical changes to document were made

*B 400518 See ECN GIR Took ‘Preliminary’ off the top of all pages. Corrected the first bulleted item. Corrected Figure 3-2 caption. Added new logo

*C 433952 See ECN RGL Added I2C functionality

*D 498295 See ECN KKU Updated Data sheet formatChanged In/Output reference from I/O to I/OChanged set-up to setupChanged IFCLK and CLKOUT pins to GPIO8 and GPIO9. Removed external IFCLK

*E 2717536 06/11/2009 DPT Added 56 QFN (8 X 8 mm) package diagram and added CY7C68033-56LTXC and CY7C68034-56LTXC part information in the Ordering Information table

*F 2728424 07/02/2009 GNKK Updated revision in the footer

*G 2896281 03/19/2010 ODC Removed inactive parts.Updated package diagram. Added table of contents.Updated links in Sales, Solutions and Legal Information.

*H 2933818 05/18/2010 SHAH / AESA

Added Contents and AcronymsUpdated Default NAND Firmware FeaturesFormatted table footnotes.

*I 3349690 08/25/2011 ODC Updated Package Diagrams (Removed Package Drawing 51-85144).Added Units of Measure.Updated to new template.

*J 3668026 07/06/2012 GAYA Updated Ordering Information (with part number CY7C68034-56LTXI).

*K 3711000 08/13/2012 GAYA Updated Absolute Maximum Ratings.Updated Operating Conditions.

*L 4505623 09/23/2014 GAYA Updated ECC NAND Flash correction feature details.Updated Package Diagrams

*M 4612073 01/12/2015 GAYA Updated Pin Assignments:Updated Figure 9.Updated Table 8:Updated details in “Default Pin Name” column corresponding to 56-pin QFN Pin Number 54 and 13.Updated to new template.

*N 4928521 09/21/2015 GAYA No technical updates.Completing Sunset Review.

Document Number: 001-04247 Rev. *N Revised September 21, 2015 Page 40 of 40

All products and company names mentioned in this document may be the trademarks of their respective holders.

CY7C68033CY7C68034

© Cypress Semiconductor Corporation, 2005-2015. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use ofany circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used formedical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use ascritical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systemsapplication implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of,and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypressintegrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited withoutthe express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIESOF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does notassume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems wherea malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturerassumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive

Clocks & Buffers cypress.com/go/clocks

Interface cypress.com/go/interface

Lighting & Power Control cypress.com/go/powerpsoc

Memory cypress.com/go/memory

PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/USB

Wireless/RF cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

http://www.cypress.com/go/locations

http://www.cypress.com/go/locations

http://www.cypress.com/go/products

http://www.cypress.com/go/products

http://www.cypress.com/?id=1936

































http://www.cypress.com/go/wireless

http://www.cypress.com/go/wireless




http://www.cypress.com/?id=1353&source=products











http://www.cypress.com/?app=forum




http://www.cypress.com/go/support

CY7C68033/CY7C68034, EZ-USB® NX2LP-Flex™ Flexible USB ...

Documents