CHAPTER 8 CHAPTER 8 NETWORKS 1: NETWORKS 1: 0909201 0909201 - - 03/04 03/04 10 December 2003 – Lecture 8b ROWAN UNIVERSITY ROWAN UNIVERSITY College of Engineering College of Engineering Dr Peter Mark Jansson, PP PE Dr Peter Mark Jansson, PP PE DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING Autumn Semester 2003 Autumn Semester 2003
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
CHAPTER 8CHAPTER 8
NETWORKS 1: NETWORKS 1: 09092010909201--03/0403/0410 December 2003 –
Lecture 8b
ROWAN UNIVERSITYROWAN UNIVERSITYCollege of EngineeringCollege of Engineering
Dr Peter Mark Jansson, PP PEDr Peter Mark Jansson, PP PEDEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERINGDEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING
Autumn Semester 2003Autumn Semester 2003
adminhw 7 due today, hw 8 due at finaltest review 5.15pm thurs. at end of lablast lab 6 due by end of next week’s normal lab day (no later than 5 PM)final exam: Next Mon 15 Dec 2:45pm
Rowan Hall Auditorium
take – home portionAssignment 8 (15%)Tool Kit (10%)
networks I
Today’s learning objectives –master first order circuitsbuild knowledge of the complete responseuse Thevenin and Norton equivalents to
simplify analysis of first order circuitscalculate the natural (transient) response
and forced (steady-state) response
new concepts from ch. 8
response of first-order circuitsto a constant input
the complete responsestability of first order circuitsresponse of first-order circuits
to a nonconstant (sinusoidal) source
What does First Order mean?
circuits that contain capacitors and inductors can be defined by differential equations
circuits with ONLY ONE capacitor OR ONLY ONE inductor can be defined by a first order differential equation
such circuits are called First Order Circuits
what’s the complete response (CR)?
Complete response = transient response + steady state response
1) Find the forced response before the disturbance. Evaluate at t = t(0-) to determine initial conditions [v(0) or i(0)]
2) Find forced response (steady state) after the disturbance t= t(∞) [Voc or Isc ]
3) Add the natural response (Ke-t/τ) to the new forced response. Use initial conditions to calculate K
Figure 8.0-1 (p. 290) A plan for analyzing first-order circuits. (a) First, separate the energy storage element from the rest of the circuit. (b) Next, replace the circuit connected to a capacitor by its Thévenin equivalent circuit, or replace the circuit connected to an inductor by its Norton equivalent circuit.
RC and RL circuits
RC circuit complete response:
RL circuit complete response:
)/())0(()( CRtOCOC
teVvVtv −−+=
tLRSCSC
teIiIti )/())0(()( −−+=
simplifying for analysis
Using Thevenin and Norton Equivalent circuits can greatly simplify the analysis of first order circuits
We use a Thevenin with a Capacitorand a Norton with an Inductor
Thevenin Equivalent at t=0+
Rt
C+–Voc
+v(t)-
i(t)
+ -
Norton equivalent at t=0+
RtIsc
+v(t)-
L i(t)
1st ORDER CIRCUITS WITH CONSTANT INPUT
+–
t = 0
R1 R2
R3 Cvs
+v(t)-
( ) s321
3 vRRR
R0v
++=−
Example (before switch closes)
If vs = 4V, R1 = 20kohms, R2 = 20 kohmsR3 = 40 kohms
What is v(0-) ?
( ) s321
3 vRRR
R0v
++=−
as the switch closes…
THREE PERIODS emerge….. 1. system change (switch closure)2. (immediately after) capacitor or inductor
in system will store / release energy (adjust and/or oscillate) as system moves its new level of steady state (a.k.a. transient or natural response) …. WHY??? 3. new steady state is then achieved (a.k.a.
Figure 8.3-4 (p. 301) (a) A first-order circuit and (b) an equivalent circuit that is valid after the switch opens. (c) A plot of the complete response, v(t), given in Eq. 8.3-8.
Figure 8.3-5 (p. 302) (a) A first-order circuit and (b) an equivalent circuit that is valid after the switch closes. (c) A plot of the complete response, i(t), given by Eq. 8.3-9.
Figure E8.3-1 (p. 308)
Figure E8.3-2 (p. 309)
Figure E8.3-3 (p. 309)
Figure E8.3-4 (p. 309)
Figure E8.3-5 (p. 309)
Stability of 1st order circuits
when τ>0 the natural response vanishes as t ∞
THIS IS A STABLE CIRCUIT
when τ<0 the natural response grows without bound as t ∞
THIS IS AN UNSTABLE CIRCUIT
forced response summary
Forcing function y(t) (steady-state before)
Forced response xf (t)(steady-state after)
Constant y(t) = M Constant: xf (t) = N
Exponential y(t) = Me-bt
Exponential xf (t) = Ne-bt
Sinusoid y(t) = M sin (ωt + )
Sinusoid xf (t) = Asin (ωt+ ) + Bcos(ωt+ )
Unit step or pulse signal
vo (t) = A + Be-at
for t > 0
Example
8.6-2, p. 321-323
Figure 8.6-12 (p. 322) The circuit considered in Example 8.6-2
Figure 8.6-13 (p. 322) Circuits used to calculate the steady-state response (a) before t = 0 and (b) after t = 0.
HANDY CHARTELEMENT CURRENT VOLTAGE
R
C
L
RVI = RIV ∗=
dtdvCi c
c = dtiC1v
tcc ∫=
∞−
dtdiLv L
L =dtvL1i
tLL ∫=
∞−
IMPORTANT CONCEPTS FROM CHAPTER 8
determining Initial Conditionsdetermining T or N equivalent to simplifysetting up differential equationssolving for v(t) or i(t)