1 6. The NMOS Family of Logic Circuits - Dr. Surendra Shrestha Department of Electronics and Computer Engineering Pulchowk Campus, Institute of Engineering, T.U. 6.1 NMOS Inverter with a Resistive Load 6.2 NMOS Inverter with Enhancement Load 6.3 NMOS Inverter with Depletion Load 6.4 Some Popular NMOS Digital Logic Circuit Text Book: D.A. Neamen, Electronic Circuits Analysis And Design, 2nd ed. Chapter 16.
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
1
6. The NMOS Family of Logic Circuits
- Dr. Surendra ShresthaDepartment of Electronics and Computer Engineering
Pulchowk Campus, Institute of Engineering, T.U.
6.1 NMOS Inverter with a Resistive Load
6.2 NMOS Inverter with Enhancement Load
6.3 NMOS Inverter with Depletion Load
6.4 Some Popular NMOS Digital Logic Circuit
Text Book: D.A. Neamen, Electronic Circuits Analysis And Design, 2nd ed. Chapter 16.
2Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
- In the late 70s as the era of LSI and VLSI began,
NMOS became the fabrication technology of choice.
- Later the design flexibility and other advantages of
the CMOS were realized, CMOS technology then
replaced NMOS at all level of integration.
- The small transistor size and low power dissipation of
CMOS circuits, demonstration principal advantages
of CMOS over NMOS circuits.
NMOS Inverter:
3Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter: … …
- For any IC technology used in digital circuit
design, the basic circuit element is the logic
inverter.
- Once the operation and characterization of an
inverter circuits are thoroughly understood,
the results can be extended to the design of
the logic gates and other more complex
circuits.
4Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
n-channel MOSFET: … …
Simplified view
The channel length is the same for all transistor, while channel width is variable
Detail cross-sectional view
5Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
p-channel MOSFET :
6Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
substrate or body terminal;
Circuit symbol
Simplified circuits symbols
for n-channel MOSFETs
n-channel MOSFET: … …
7Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
n-channel MOSFET: … …
8Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
n-channel MOSFET Formulas: … …
9Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter :
10Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with resister load: … …
11Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with resister load: … …
12Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with resister load: … …
13Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with resister load: … …
14Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with resister load: … …
15Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with resister load: … …
16Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Numerical Example:
17Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
18Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
n-channel MOSFET connected as saturated load device:
19Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Enhancement load:
20Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Enhancement load: …
21Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Enhancement load: …
22Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Enhancement load: …
23Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Enhancement load: …
24Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Enhancement load: …
25Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Enhancement load: …
26Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Resister load: …
27Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Enhancement load: …
28Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Numerical problems:
29Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Numerical problems:
30Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Numerical problems:
31Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Numerical problems:
32Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Numerical problems:
33Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Summary of Transistor operation :
34Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode:
35Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
n-Channel Depletion Mode MOSFET:
36Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode: … …
37Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode: … …
38Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode: … …
39Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode: … …
40Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode: … …
41Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode: … …
42Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode: … …
43Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Inverter with Depletion Mode: … …
44Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Tutorial:
45Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS logic circuit are constructed
by connecting driver transistor in
parallel, series or series-parallel
combinations to produce required
output logic function
NMOS Logic Circuits:
46Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS NOR Gate:
47Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS NOR Gate: … …
48Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS NOR Gate: … …
49Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Tutorial:
50Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS NAND Gate:
51Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
NMOS Logic Circuit :
52Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Fan-In & Fan-Out:
53Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Transient Analysis of NMOS Inverters:
54Department of Electronics and Computer EngineeringPulchowk Campus, Institute of Engineering, T.U.
Switching characteristics of an NMOS inverter with depletion load
Transient Analysis of NMOS Inverters:
Related Documents
