Seminar Topics - Scholarships - Admission/Entrance Exam Notifications USA-UK-Australia-Germany-France-NewZealand Universities List Engineering-MBA-MCA-Medical-Pharmacy-B.Ed-Law Colleges Information www.andhracolleges.c om The Complete Information About Colleges in Andhra Pradesh www.andhracolleges.com Code No: RR410505 Set No. 1 IV B.T ec h I Semest er Regular Examinati ons , Nov ember 2006 VLSI SYSTEMS DESIGN ( Common to Computer Science & Engineering, Computer Science & Systems Engineering and Electronics & Computer Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆ ⋆ ⋆ ⋆ ⋆ 1. Implement the followi ng gates with CMOS Logic and explain its working (a) 2 - Inp ut NAND ga te. (b) 3 - Input NOR gate. [8+8] 2. Explain about differe nt compute r aided desi gn tools used in designing Integrated Circuits. [16] 3. Explain details about level-1 mod eling of MOS transistor. [16] 4. Design a layout for CMOS 2-input NAND gate. [16] 5. Explain with suitable example how to design the layout of a gate to maximize performance and minimize area. [16] 6. Discuss clearly about the following system Design principles. (a) Pipelining (b) Data-paths [8+8] 7. Explain clea rly the global routing phase of the floor planning of the chip with few examples by considering all constraints. [16] 8. Explain about switch - level simulation and give rules for ev aluatin g switch - level simulation. [16] ⋆ ⋆ ⋆ ⋆ ⋆ 1 of 1
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
2. An n-MOS transistor is operated in active region with the following parameters.µnCox = 95 µ A/V 2 W/L (ratio) = 100 V gs = 4V, V tn = 1V . Find its draincurrent & drain ?Source resistance. [16]
3. Explain with neat sketches CMOS fabrication using P - well process. [16]
4. Design a layout for CMOS 2-input AND gate. [16]
5. Explain the rise time and fall time calculation procedure of the CMOS inverter.[16]
6. Draw the basic structure of serial-Parallel multiplier and explain its working prin-ciple. [16]
7. Clearly discuss about power distribution and clock distribution routing procedure.[16]
8. Clearly explain about event driven simulation with suitable example. [16]