XMC-6VLX EDK. - 2 - XMC-6VLX EDK Xilinx Tools - 3 -

XMC-6VLX

EDK

- 2 -

XMC-6VLX EDK

Xilinx Tools

- 3 -

- 4 -

Create New ISE Project

• Xilinx ISE Design Suite 13.2 -> ISE Designs Tools -> Project Navigator

• File -> New Project

- 5 -

Project Settings

- 6 -

Project Summary

Select New Source Icon

Leaving ISE to XPS

- 8 -

- 9 -

Example Project Creation

New Source Wizard

• Add the Processor Subsystem as a module in ISE

• The will start Xilinx Platform Studio

Base System Builder Wizard

- 12 -

Create System for Custom Board

Add axi_bram_ctrl

- 13 -

Add DDR3 and UART

Project IP at this point

- 15 -

XPS View of Project

- 16 -

Look At IP Provided

- 17 -

IP Continued

- 18 -

Add AXI_CDMA

- 19 -

AXI_CDMA Address

- 20 -

Select MicroBlaze Connect

- 21 -

Add AXI_PCIe IP

- 22 -

AXI_PCIe Address

- 23 -

Default AXI bus Connections

- 24 -

Connect the M_AXI of axi_cdma_0 to S_AXI of the axi_pcie_0

- 25 -

connect the S_AXI_CTL to the AXI4lite bus

- 26 -

Exit XPS Take Us Back To ISE

- 27 -

XPS is a sub-module in the ISE project

- 28 -

Xilinx CORE Generator

- 29 -

Core Generated QDRii

- 30 -

XMC-6VLX EDK

- 31 -