Documents 2013 SNUG SV Synthesizable SystemVerilog Presentation

1 of 30 Synthesizing SystemVerilog Busting the Myth that SystemVerilog is only for Verification Stu Sutherland Sutherland HDL Don Mills Microchip 1 of 99  2 of 30 Stu…