Documents Design of Asynchronous FIFO using Verilog HDL

ABSTRACT An improved technique for fifo design is to perform asynchronous comparisons between the fifo write and read pointers that are generated in clock domains and asynchronous…