High Level Modeling of Channel-Based Asynchronous Circuits Using Verilog Design Flows and Tools Peter A. Beerel University of Southern California USC Asynchronous CAD/VLSI…
