XCPC-6200 Single-Slot CompactPCI Bus Intel® Core© 2 Duo Processor Module

8/14/2019 XCPC-6200 Single-Slot CompactPCI Bus Intel Core 2 Duo Processor Module

1/60

i

XCPC-6200

Single-Slot CompactPCI bus

IntelCore2 Duo ProcessorModule

User Manual


2/60

ii

2008 XEMBEDDED, INC. Printed in the United States of America


3/60

iii

Revision Description A Init 03/08

B Updates 03/09

Part Number 646200

Trademark InformationBrand or product names are trademarks or registered trademarks of their respective owners.

Intel and Pentium are registered trademarks and Celeron is a trademark of Intel Corporation.

Windows, Windows 2000 and Windows XP are registered trademarks of Microsoft Corporation

in the US and in other countries.

Copyright InformationThis document is copyrighted by Xembedded, Incorporated (Xembedded) and shall not be

reproduced or copied without expressed written authorization from Xembedded.

The information contained within this document is subject to change without notice. Xembedded

does not guarantee the accuracy of the information.

WARNING

This is a Class A product. In a domestic environment this product may cause radio interference,

in which case the user may be required to take adequate measures.

Warning for European Users Electromagnetic CompatibilityEuropean Union Directive 89/336/EEC requires that this apparatus comply with relevant ITE

EMC standards. EMC compliance demands that this apparatus is installed within a CompactPCI

enclosure designed to contain electromagnetic radiation and which will provide protection for the

apparatus with regard to electromagnetic immunity. This enclosure must be fully shielded. An

example of such an enclosure is a Schroff 7U EMC-RFI CompactPCI System chassis, which

includes a front cover to complete the enclosure.

The connection of non-shielded equipment interface cables to this equipment will invalidate

European Free Trade Area (EFTA) EMC compliance and may result in electromagnetic

interference and/or susceptibility levels that are in violation of regulations which apply to the

legal operation of this device. It is the responsibility of the system integrator and/or user to apply

the following directions, as well as those in the user manual, which relate to installation andconfiguration:

All interface cables should be shielded, both inside and outside of the CompactPCI

enclosure. Braid/foil type shields are recommended for serial, parallel, and SCSI interface

cables. Where as external mouse cables are not generally shielded, an internal mouse

interface cable must either be shielded or looped (1 turn) through a ferrite bead at the

enclosure point of exit (bulkhead connector). External cable connectors must be metal

with metal back-shells and provide 360-degree protection about the interface wires. The

cable shield must be terminated directly to the metal connector shell; shield ground drain

wires alone are not adequate. CompactPCI panel mount connectors that provide interface

to external cables (e.g.,


4/60

iv

RS232, USB, keyboard, mouse, etc.) must have metal housings and provide direct

connection to the metal CompactPCI chassis. Connector ground drain wires are not

adequate.

Environmental Protection StatementThis product has been manufactured to satisfy environmental protection requirements wherepossible. Many of the components used (structural parts, printed circuit boards, connectors,

batteries, etc.) are capable of being recycled.

Final disposition of this product after its service life must be accomplished in accordance with

applicable country, state, or local laws or regulations.


5/60

1-1

Table of Contents

XCPC-6200 ................................................................................................................................. i

Table of Contents..............................................................................................................................1-1

Chapter 1 Introduction .......................................................................................................1-3

Module Features ...................... .......................... ........................ ....................... ......................... .......1-3Architecture......................................................................................................................................1-5 CPU Chip ..................... ....................... ......................... ......................... ......................... ..................1-6

PCI Local Bus Interface ....................... ......................... ......................... ......................... ..................1-6The Intel E7520 / 6300ESB .................... ......................... ...................... ......................... ................1-6PCIe...................... ......................... ......................... ...................... ......................... ........................1-6

Onboard Memory..............................................................................................................................1-6SDRAM Memory...........................................................................................................................1-6Flash BIOS.....................................................................................................................................1-6Video Controller.............................................................................................................................1-6Ethernet Controller ......................... ......................... ...................... ......................... ........................1-7

Memory Layout ..................... ...................... ......................... ......................... ...................... .............1-8Basic Memory Regions...................................................................................................................1-8

XCPC-6200 Memory Map ........................ ......................... ...................... ......................... ................1-9XCPC-6200 MEMORY MAP ........................ ........................ ....................... ......................... .......1-9

XCPC-6200 I/O Map ........................ ......................... ...................... ......................... ......................1-10Interrupt Usage ......................... ........................ ......................... ....................... ......................... .....1-11

Storage Devices (EIDE Drive, SATA Drive, Compact Flash and On-Board Drive)..........................1-11EIDE and Floppy Drives ...................... ......................... ......................... ......................... ................1-11

Serial ATA Hard Drive.................................................................................................................1-12On-Board Hard Drive (Optional module XCPC-913)................ ...................... ......................... .....1-12Compact Flash Site (Optional module XCPC-912)......................... ......................... ......................1-12

CompactPCI bus Interface...............................................................................................................1-13Serial Ports ...................... ......................... ......................... ...................... ......................... ..............1-13Keyboard / Mouse Interface ...................... ......................... ...................... ......................... ..............1-13PMC Expansion..............................................................................................................................1-13

XMC Expansion...........................................................................................................................1-13Watchdog Timer...................... .......................... ........................ ....................... ......................... .....1-14Software Support ..................... ......................... .......................... ...................... ......................... .....1-14Environmental Specifications....................... ......................... ......................... ...................... ...........1-15Hardware Specifications ...................... ......................... ......................... ......................... ................1-16CompactPCI bus Specification........................................................................................................1-17System Configuration and Expansion Options Tables............................. ......................... ................1-17

Chapter 2 Installation and Setup .......................................................................................2-1

Board Layout ......................... ...................... ......................... ......................... ...................... .............2-1Switches ....................... ....................... ......................... ......................... ......................... ..................2-2Jumpers ........................ ....................... ......................... ......................... ......................... ..................2-3Registers...........................................................................................................................................2-4


6/60

1-2

Register 218h CMOS Clear Register...................... ...................... ......................... ........................2-4Register 219h Flash Control Register............ ........................ ....................... ......................... .......2-5Register 233h Watchdog Timer Register......... ......................... ......................... ...................... .....2-5

Front Panel Layout............................................................................................................................2-6Panel LEDs and Switch.....................................................................................................................2-6Connectors........................................................................................................................................2-7 Keyboard/Mouse Port Connector ...................... .......................... ...................... ......................... .......2-7Front panel Ethernet..........................................................................................................................2-8VGA Connector................................................................................................................................2-9COM1, COM2 and COM3 Pin Definitions................................. ....................... ......................... .....2-11Figure 2-11 RJ-45 Serial Port Connector....................... ......................... ......................... ................2-11On-Board Hard Drive/Compact Flash Site..................... ......................... ......................... ................2-12CompactPCI Interface Connector Pin Definitions............... ...................... ......................... ..............2-14

CompactPCI Interface J1 Pin-out....... ......................... ......................... ......................... ................2-14CompactPCI Interface J2 Pin-out....... ......................... ......................... ......................... ................2-15

CompactPCI Interface J3 Pin-out....... ......................... ......................... ......................... ................2-16CompactPCI Interface J5 Pin-out....... ......................... ......................... ......................... ................2-17

Installing a PMC module on the XCPC-6200 ........................ ......................... ...................... ...........2-18CPU Fan Power Connector ....................... ......................... ...................... ......................... ..............2-19Installing the XCPC-6200 into a Backplane............................................ ......................... ................2-20

Chapter 3 BIOS Setup Menus ...............................................................................................3-1

Chapter 4 Programming........................................................................................................4-2

Memory Map....................................................................................................................................4-2XCPC-6200 MEMORY MAP ......................... ........................ ....................... ......................... .......4-2I/O Map..........................................................................................................................................4-2

IRQ Map...........................................................................................................................................4-4XCPC-9090 Rear Transition Module.................................. ...................... ......................... ................4-5Connectors........................................................................................................................................4-6

IDE1 Connector..............................................................................................................................4-6Serial ATA hard drive Interface................. ......................... ......................... ...................... .............4-7USB Port Connector.......................................................................................................................4-7VGA Connector............................................................................................................................4-11P3 Connector................................................................................................................................4-13CompactPCI Interface J5 Pin-out....... ......................... ......................... ......................... ................4-14

Appendix A SDRAM and Battery Installation.......................................................................... 1

Memory Type....................................................................................................................................1

DRAM Memory................................................................................................................................1Installing SDRAM.............................................................................................................................1Module Battery Installation .................... ......................... ...................... ......................... ...................2

Index .................... ......................... ...................... ......................... ......................... ....................... .......2


7/60

1-3

Chapter 1 Introduction

The XCPC-6200 CompactPCI bus Intel Core2tm Duo PC-compatible CompactPCI bus processor modulecombines the high performance and ruggedized packaging of the CompactPCI bus with the broad application

software base of the IBM PC/AT standard. It integrates the latest processor and chipset technology. The onlydifference between the various versions of the XCPC-6200 is the CPU used. The L7400 is the lowest power

draw of any of our processors while maintaining a very high level of processing power. The T7400 offers the

highest performance.

Module Features

The XCPC-6200 is a single slot Core Duo / Core 2 Duo CompactPCI PC Processor Module targeted for theindustrial grade market. The hardware design is compatible with existing operating systems and applicationsoftware.

Key features of the XCPC-6200 include:

Intel Core Duo 1.66GHz and 2.0 GHz, and Core 2 Duo Processors 1.5GHz and 2.16 GHz1

Enhanced Intel SpeedStep technology hardware and firmware to support operation at reduced frequencyand voltage in order to operate at a significantly reduced wattage.

Intel E7520 and 6300ESB chipset

Supports 2x256MB, 2.x512Mbytes, 2x1GB, 2x2GBytes, and 2x4GB of ECC DDR2 400 MHz SDRAMRegistered SODIMMs (two SODIMM sites).

2MB on die level 2 cache on Core Duo processor and 4MB L2 cache on Core 2 Duo.

Dual 10/100/1000 BaseT Gigabit Ethernet controllers on front panel or PICMG 2.16 across backplane.

SM722 Graphics controller analog VGA interface pixel resolution up to 1600x1200 at 85Hz

PMC (PCI Mezzanine Card) site (32/64-bit 33/66MHz) with front panel I/O bezel and User I/O on P0.

Compatible with PICMG 2.0 R3.0 CompactPCI Specification, PICMG 2.16 Packet Switching BackplaneSpecification, and PICMG 2.1 Hot Swap Specification.

A long duration watchdog timer

Two serial ports COM1 RS232/RS422/RS485 serial ports on front panel. COM2 RS-232 serial port on P2

Enhanced IDE controller, capable of driving two EIDE devices on P2.

Optional on-board 1.8 inch EIDE hard drive or Compact Flash carrier.

Combined PS/2 compatible keyboard/mouse port

USB 2.0 ports (2 on front panel and 2 on RTM)

Front panel reset switch and POST status LEDs

Audio input / output (helpful for Radar applications)

Optional Rear Transition Module (RTM) available to bring I/O from J3/J5 connectors to standard PCconnectors. The RTM also has an optional site for 1.8inch hard drive or Compact Flash carrier.

Front panel RESET switch with indicating lights. Red for fail and green for pass

Electrical isolation and noise immunity on the Ethernet ports, Serial Port, and PMC site.

Ejector type handles in IEEE 1101.10.


8/60

1-4

CompactPCI bus interface


9/60

1-5

Architecture

Figure 1 contains the functional block diagram of XCPC-6200 processor board.

Figure 1-1 XCPC-6200 Block Diagram


10/60

1-6

CPU Chip

The Intel

Core2tm

Duo processors have a new micro-architecture, but remains software compatible with

previous members of the Intel microprocessor family. The Intel Core2tm Duo has a 4MB L2 cache whichboosts performance. The two cores can run independent processes, potentially doubling performance. The

17 watt L7400 Intel Core2tm Duo 1.5Ghz processors provide low power options and T7400 Intel Core2tm

Duo 2.16GHz processor provide higher performance options.

PCI Local Bus Interface

The Intel E7520 / 6300ESB chipset supports the Intel Core2tm Duo processors with up to 400MHzfront side bus. The XCPC-6200 incorporates one PCIe and PCI-X buses which is used to service the two

Intel 82546EB Ethernet controllers and the on-board PMC site. The PMC site supports both 32-bit/33MHz

and 64-bit/66MHz bus speeds with 3.3 I/O support.

PCIx is an enhanced version of PCI (Peripheral Component Interconnect) computer bus.Although PCI-X is backward-compatible with traditional 3.3V PCI 2.0 devices and systems, thisspecification implements additional features and performance improvements include 3.3Vsignaling, increased speed grades, and adaptation to other form factors. PCI-X effectively doublesthe speed and amount of data exchanged between the computer processor and peripherals. PCI-X bus was designed for and is ideally suited for server cards such as Fibre Channel, RAID, high-speed networking, and other demanding devices.

PCIe, is routed to a number of devices on the XCPC-6200 board. The XCPC-6200 provides a XMC site toprovide a PCIe X8 connection to XMC capable PMC modules.

Onboard Memory

SDRAM Memory

The XCPC-6200 is configured with dual channel memory, each CPU core has its own path to thememory modules. The two memory sockets are 200-pin SODIMM, providing 512MB, 1GB, 2GB and4GB of ECC DDR 466MHz SDRAM.

Flash BIOS

The XCPC-6200 system BIOS is contained in a 1MB flash device to facilitate system BIOS updates.Contact Xembedded support for available updates at [email protected] if needed. Be sure to record

your current BIOS version number and the reason for the request.

Video Controller

The Silicon Graphics 722 graphics controller has a built-in 2D/3D and 8MB of video display DRAM. Themaximum video modes supported are listed in the following table. The highest supported interlaced monitormode is 1280x1024, 16M colors. Video output is available on the front panel through a standard 15-pin Dshell connector. The SM722 graphics controller uses up to 128MB of on-board video memory. The SG 722has a built-in 3D graphics engine and its display / render core frequency is up to 200MHz.


11/60

1-7

Supported Resolution Bit Depth/Colors Vertical Refresh

640x480 24-bit/16M color 100 Hz

800x600 24-bit/16M color 100 Hz

1024x768 24-bit/16M color 100 Hz

1280x1024 24-bit/16M color 75 Hz

1600x1200 16-bit/65k color 60 Hz

Table 1-1 Maximum Video Modes

Ethernet Controller

The 82571EB dual Giga-bit Ethernet controller provides a pair of 10/100/1000baseT Ethernet interfaces. The

82571EB contains both the MAC and the physical layer. The RJ-45 connectors on the module's front panel provide

auto-sensing for 10Base-T, 100Base and 1000Base -TX connections. Each RJ-45 connector has two indicator lights.

When mounted vertically, the top light is the link/activity light and the bottom light (the one closer to the COM

ports) is the 10Base-T/100Base-TX indicator. When it is off, the connection is 10Base-T; when it is on, the

connection is 100Base-TX. When the Ethernet is switched to the rear optional P0 no lights are available to indicatelink or speed. The use of the XCPC-9090 is required to connect RJ-45 cables to the rear of the XCPC-6200

processor boards. The XCPC-9100 supports PICMG 2.16 for switch fabric support in the CompactPCI chassis. See

chapter 5 for the setup of the XCPC-9090. The XCPC-6200 can only drive one set of rear Ethernets to supporteither PICMG 2.16 OR rear Ethernet.


12/60

1-8

Memory Layout

Basic Memory Regions

There are five basic regions of memory in the system: memory below 1 MB, memory between

1 MB and the Top of Low Memory (TOLM) register memory between the TOLM register and 4 GB, memory

above 4 GB, and the high PCI memory range between the top of main memory and 64 GB. The high PCI memory

range is added with the MCH, and was not available in previous generations of Intel Architecture 32-bit MCHs.

Note that the DRAM that physically overlaps the low PCI Memory Address Range (between TOLM and the 4-GB

boundary) may be recovered for use by the system. For example, if there is 4 GB of physical DRAM and 1 GB of

PCI space, then the system can address a total of 5 GB. In this instance the top GB of physical DRAM physically

located from 3 GB to 4 GB is addressed between 4 GB and 5 GB by the system.


13/60

1-9

XCPC-6200 Memory Map

The memory map of the XCPC-6200 as seen by the CPU is shown below. The I/O designation refers to memory which

is viewed as part of the AT bus or as part of CompactPCI bus depending on how the Universe is programmed.

XCPC-6200 MEMORY MAP

ADDRESS RANGE

(HEX)

SIZE DEVICE

FFFC0000 - FFFFFFFF 256K SYSTEM BIOS

end of DRAM -FFFBFFFF xxxK I/O MEMORY**

00100000 end of DRAM xxxK DRAM *

000F0000 000FFFFF 64K SYSTEM BIOS

000E0000 000EFFFF 64K SYSTEM BIOS

000D8000 000DFFFF 32K Open memory block

000D0000 000D7FFF 32K Open memory block

000CC000 000CFFFF 16K Open memory block

000C0000 000C7FFF 32K VGA BIOS

000A0000 000BFFFF 128K VGA DRAM MEMORY

00000000 0009FFFF 640K DRAM

*See Intel 6300ESB data sheet for description for optional settings for memory holes or gaps within Memory map area

**The PCI devices are located at the very top of memory just below the system BIOS.


14/60

1-10

XCPC-6200 I/O Map

I/O map for the XCPC-6200 contains I/O ports of the IBM AT architecture plus some additions for PCI I/O registers and

Xycom specific I/O registers.Hex Range Device000-01F DMA controller 1, 8237A-5 equivalent

020-021 Interrupt controller 1, 8259 equivalent

022-023 Available

024-02D Interrupt controllers

02E-02F LPC SIO

030-03D More interrupt controllers040-042 Timer/Counter, 8254-2 equivalent

043 Timer/Counter (write only)

04E-04F LPC SIO

050-052 Timer/Counter

060-06F 8742 equivalent (keyboard)070-07F Real Time Clock bit 7 NMI mask

080-091 DMA page register

92 Fast GateA20 and Fast CPU Init

93-9F DMA page register

0A0-0B1 Interrupt controller 2, 8259 equivalent

0B2-0B3 Power Management

0B4-0BF Interrupt controller 2, 8259 equivalent

0C0-0DF DMA controller 2, 8237A-5 equivalent

0F0 N/A

0F1 N/A

0F2-0FF N/A

170-177 Secondary IDE Controller (Generates CS1*)1F0-1F7 Primary IDE Controller (Generates CS1*)

219 N/A

234 LAN select, Video select port

235-277 Available

278-27F Available280-2F7 Available

2F8-2FF COM2 Serial Port

300-36F Available

376 Secondary IDE Controller (Generates CS3*)

378-37F Available

380-3BF Available

3C0-3DF VGA/EGA23E8-3EF COM3 Serial Port

3F0-3F5 Primary Floppy disk controller

3F6 Primary IDE Controller (Generates CS3*)

3F8-3FF COM1 Serial port

4D0h ELCR1 (Edge or level triggered)

4D1h ELCR2 (Edge or level triggered)

CF8 PCI configuration address registerCF9 Reset Control Register

CFC PCI configuration data register


15/60

1-11

Interrupt Usage

INT# FunctionIRQ0 System TimerIRQ1 KeyboardIRQ2 Interrupt Cascade (reserved)IRQ3 COM2IRQ4 COM1 and COM 3IRQ5IRQ6 Floppy (not used on this

board)IRQ7 Parallel Port (LPT1)IRQ8 Real Time Clock

IRQ9IRQ9 VideoIRQ10 Onboard PMC-XIRQ11 Ethernet 1 and 2IRQ12 MouseIRQ13 Math Coprocessor (reserved)IRQ14 Primary IDEIRQ15 Secondary IDE

The above interrupt mapping is one possible scenario. The user or operating system may choose a different mapping for

some of these interrupts based on what devices are actually in the system and require interrupts. If COM2 or LPT1 are

not used, then these would free up IRQ3 and IRQ7 respectively. Only one of COM1 or COM3 can function at a time

since IRQ4 is edge triggered if an interrupt is required.

The default BIOS has the following settings.

Interrupt Processing [Use APIC]

MP Tables [Enabled]

Storage Devices (EIDE Drive, SATA Drive, Compact Flash and On-Board Drive)

EIDE and Floppy Drives

The XCPC-6200 primary IDE and SATA drive signals are routed through the P3 connector providing a simplified

method of connecting up to two IDE devices and two SATA drives. The secondary IDE master signals support theoptional on-board hard drive or on-board Compact Flash site and the secondary IDE slave signals are not supported.

For applications that require mass storage outside the CompactPCI bus chassis, the XCPC-9090 rear transition

module plugs onto the CompactPCI bus P3 and P5 connectors at the rear of the chassis. This module provides

industry standard connections for EIDE, SATA drives, COM ports, USB ports, VGA port, Dual Ethernet ports,

Keybd and Mouse and PMC site rear I/O. For more information on the XCPC-9090, refer to 0.


16/60

1-12

Caution

The IDE controller supports enhanced PIO modes, which reduce the cycle times for16-bit data transfers to the hard drive. Check with your drive manual to see if the driveyou are using supports these modes. The higher the PIO mode, the shorter the cycletime. As the IDE cable length increases, this reduced cycle time can lead to erraticoperation. As a result, it is in your best interest to keep the IDE cable as short aspossible, never longer than 18.

The PIO modes can be selected in the BIOS setup. The Auto configuration will attemptto classify the connected drive if the drive supports the auto ID command. If youexperience problems, change the Transfer Mode to Standard.

CautionThe total cable length must not exceed 18 inches. Also, if two drives are connected, theymust be no more than six inches apart. See SATA below for longer cable lengths.

Serial ATA Hard Drive

The XCPC-6200 features two (2) SATA-150 drive interfaces out the rear J3 CompactPCI bus connector. The useof the optional rear transition module (XCPC-9090) allows for the connection of two drives using standardSATA cables. If your application requires the external drives to be mounted in a location that requires a longcable run, the SATA drives are better suited to that application. SATA cable can be up to 1 meters or 39 long,EIDE have be less than 18 long.

Serial ATA 7-pin connectorThe 0.5 wide cable connector directly connects the 4 signal wires and 3 ground lines to the receiving terminal in

a single row. Because the connector includes the shielding ground pins, very little crosstalk is introduced. Note

that the receiving terminal uses extended connectors for the 3 ground signals so that the ground reference

between the device and host can be shared prior to signals being applied at the input. A similar mating sequence

is enforced with the new 7/8 wide 15-pin single row power connector. This feature is necessary to

accommodate hot-plugging. The 7-pin plugs from both channels of the SATA-150 are on the XCPC-9090, the

use of this rear transition module make it possible to connect to a SATA drive. Contact www.serialata.org for

more information on the SATA interface.

On-Board Hard Drive (Optional module XCPC-913)

The on-board hard drive resides as a master on the secondary EIDE port. The XCPC-913 is a kit including; 1.8hard drive, cable, 4 brackets, screws and standoffs. There are no unique drivers required. The XCPC-6200 can bebooted from the on-board hard drive if configured in the BIOS Boot menu.NOTE: The XCPC-6200 module canaccept either an on-board 1.8 hard drive (XCPC-913) or the Compact Flash carrier (XCPC-912) but notboth. NOTE: If the PMC site is required for your application, you can mount the XCPC-912 or XCPC-913 onthe XCPC-9090 RTM (Rear Transition Module)

Compact Flash Site (Optional module XCPC-912)

The compact flash socket on the optional carrier module will support type I or type II Compact Flash cards. Thecompact flash resides as a master on the secondary IDE port. There are no unique drivers required. The XCPC-6200 can be booted from the compact flash drive if configured in the BIOS Boot menu.NOTE: The XCPC-6200


17/60

1-13

module can accept either an on-board 1.8 hard drive (XCPC-913) or the Compact Flash carrier (XCPC-912)but not both.

CompactPCI bus Interface

The XCPC-6200 uses the PCI local bus to interface to the CompactPCI bus via a PCI-X to CompactPCI bridge device.The CompactPCI bus interface supports full DMA to and from the CompactPCI bus. The PICMG 2.9 Rev 1.0 spec is fullysupported.

Serial Ports

XCPC-6200 includes three high-speed 16550-compatible serial ports (RS-232C) with Com 1 capable of RS-232 and RS-422/485 configurations. This is done in the SMC SCH3114 LPC Super I/O and programmed via the BIOS. Com port 1 isa RJ-45s on the front panel and Com2 is available out the J3 CompactPCI bus connector and requires the use of the

XCPC990 which provides a standard DB-9 connection. Com3 is a 10-pin header on the XCPC-9090, see chapter 5.

Keyboard / Mouse Interface

A combined keyboard and mouse port PS/2 connector is provided on the front panel. A PS/2 splitter cable part number140232 (provided with the module) may be used to separate the two ports so that both devices may be simultaneouslyconnected to the module. IF a mouse is not required, a keyboard can be connected directly to the PS/2 port. The keyboardand mouse are controlled in the SMC SCH3114 LPC Super I/O. The keyboard and mouse interface is also available outthe J3 CompactPCI connector and is supported on the XCPC-9090 with a PS/2 connector. See Chapter 5 for details.

PMC Expansion

The XCPC-6200 provides an on-board PMC site for use with support for 32/64-bit, 33/66MHz PMC,PMC-X and XMC

(PCIe X8) modules. The PMC site is serviced by the on-board PCI-X and PCIe X8 bus. For electrical isolation, the PMCfront panel bezel is not connected to the main CPU ground. PCI-X, or PCI extended, is an enhanced version of PCI(Peripheral Component Interconnect) computer bus. Although PCI-X is backward-compatible with traditional PCI devicesand systems, this specification implements additional features and performance improvements include 3.3V signaling,increased speed grades, and adaptation to other form factors. PCI-X effectively doubles the speed and amount of dataexchanged between the computer processor and peripherals. PCI-X bus was designed for and is ideally suited for servercards such as FPGA, DSP, Fibre Channel, RAID, high-speed networking, and other demanding devices. If a standard PCIPMC card is fitted on the XCPC-6200 PMC site, the on-board PCI-X bus reverts to the PCI bus speed.

XMC Expansion The XMC interface standard extends the PMC standard for mezzanine-to-carrierinterfaces using the PCIe X8 bus. The XMC base standard defines 20 differential signal pairs on

each high-speed connector. There are a range of interfaces and applications that will benefit fromthe scalability and throughput provided by the XMC standard. High-performance embeddedsystems often require tremendous amounts of sensor data, and XMC modules can support multiplechannels of Serial FPDP, Fibre Channel, Gigabit and 10G Ethernet, and other streaming interfaces.A/D and D/A interfaces are also well-suited for XMC-based applications.


18/60

1-14

Watchdog Timer

The XCPC-6200 has a long duration watchdog timer which can count from 1 to 255 seconds or from 1 to 255 minutes.

The BIOS supports various system events which can be routed to the watchdog timer. The timer when enabled cangenerate either an interrupt or a master reset depending on how the watchdog timer is configured.

Note

The timeout range is from 1.0 second to 2.25 seconds; it will typically be 1.6 seconds.

Software Support

The XCPC-6200 is fully PC-compatible and will run "off-the-shelf" PC software. The chip set support can be

found on the documentation CD that was included in the module box.


19/60

1-15

Environmental Specifications

The XCPC-6200 will meet the following environmental requirements:

Environmental Specification Operating Non-Operating

Thermal 0 to 55 C with

300 LFM airflow

-40 to 85 C

Humidity 10% to 90% RH, non-condensing

10% to 90% RH, non-condensing

Shock 30 g peakacceleration, 11 msecduration

50 g peak acceleration,

11 msec duration

Vibration

5 2000 Hz

0.015 (0.38mm)peak-to-peakdisplacement, 2.5 gmaximum acceleration

0.030 (0.76mm) peak-to-peakdisplacement, 5 g maximumacceleration

Emissions EN 55022 EN 55022

Immunity EN 50082-2 EN 50082-2


20/60

1-16

Hardware Specifications

Characteristic Specification

Power Specifications: +5Volts 4.8 A (typical); 7.8 A (maximum)+3.3Volts 3 A (typical); 4.5 A (maximum)

Voltage Specifications: +5V, +12V, -12V; all +5%/-2.5% (+12V, -12V +5V and 3.3Vrequired)

CPU speed: Intel Core2 Duo and Core Duo LowPower Processor

2.16 GHz (T7400)1.5 GHz (L7400)

L2 Cache: Intel Core2 Duo and Core Duo LowPower Processor

4 MB

Onboard memory SDRAM, up to 8 GB (dual channel 200-pin SODIMM)

Graphics Controller 1600 x 1200 maximum resolution, 24-bit color maximum; 4 MBvideo memory

Ethernet Controllers (2) Intel 82571EB 10/100/1000Base-TX Gigabit Ethernet; RJ-45

Mass Storage

Integrated SATA-150 Controller SATA 0 and SATA 1 via J3

EIDE Ultra DMA 100 interface 2 channels via J3

One 1.8" on-board EIDE via optional carrier module

Compact Flash One, on-board Compact flash site via optional carrier module

PMC Site On board 66 MHz/64 Bit PMC/PCI-X with front and J5 I/O Access.Site is 3.3V interface level. Use XCPC-9090 for rear PMC site I/O.

Stereo Audio (Controller mounted on the XCPC-9090, must use the XCPC-9090 to access audio)

Line Level Stereo Input and Output Via 10-pin header on theXCPC-9090

USB Two USB 2.0 via Front panel

Two USB 2.0 via J3 (use the XCPC-9090)

Serial Ports RS-232C, 16550 compatible (3) COM1, Com 2, Com3 (Com 1 canbe configured for RS-232/422/485, Com 2 and 3 are RS-232 only)

Keyboard and Mouse Via Front Panel and J5 (use the XCPC-9090)European Union CE;Regulatory Compliance

Electromagnetic Compatibility - 89/336/EECRoHS Compliant product available


21/60

1-17

CompactPCI bus Specification

System Configuration and Expansion Options Tables

OrderingNumber

CPU Type

XCPC-6200/81X Intel

1.5GHz L7400

XCPC-6200/91X Intel

2.16GHz T7400

Memory configurations (total on-board memory)

X = 1 for 512MB ECC DRR2 SDRAM

X = 2 for 1GB ECC DRR2 SDRAM

X = 3 for 2GB ECC DRR2 SDRAM

X = 4 for 4 GB ECC DRR2 SDRAM

X = 5 for 8 GB ECC DRR2 SDRAM

The ordering number is broken into two parts. The model number is the 6200. The tab number is the three

digits after the slash. For the XCPC-6200, the tab number indicates the CPU type, the center number is always1, and the third is the amount of SDRAM memory.

CompactPCI bus ComplianceComplies with CompactPCI bus Specification

CompactPCI Packet Switching Backplane PICMG 2.16 Rev 2.0

CompactPCI System Management Spec. PICMG 2.9 Rev 1.0

CompactPCI Hot Swap Spec PICMG 2.1 Rev 2.0

Form Factor: DOUBLE 233.7 mm x 160 mm (9.2" x 6.3")


22/60

1-18

The expansion module options for the XCPC-6200.

Table 1-2 XCPC-6200 Expansion Module OptionsOrdering Number Description

XCPC-9090 Rear Transition Module for external drives, cables out back ofCompactPCI backplane, Primary PIDE (2 PIDE), Serial ports, twoports of SATA-150, 2 USB port, Audio in/out and Analog Video outplus rear I/O from PMC site and dual rear RJ-45 Ethernet. Inaddition the XCPC-9090 offers an optional 1.8 hard drive orCompact Flash carrier.

The XCPC-9090 is described in 0.


23/60

Installation and Setup

2-1

Chapter 2 Installation and Setup

Board Layout

This chapter provides information on configuring the XCPC-6200 modules. It also provides information on

installing the XCPC-6200 into a backplane.

Figure 2-1 Location of switches


24/60


2-2

Switches

SW1, SW3, SW4, SW5 and SW6 on the XCPC-6200 and are all 4 position DIP switches. The tables

below show the default positions and a description of their functions.

Position DefaultSetting

Description

SW1-1 OFF SW_CPCI_PRST#SW1-2 OFF FP_RST#SW1-3 OFF SW_CPCI_PCI_RST#SW1-4 ON NC

Table 2-1 for SW1 settings Reset switch settings


Description

SW4-1 OFF Factory UseSW4-2 OFF On- puts the board into Island mode, disconnecting the

data and address lines from the CompactPCI busSW4-3 OFF User readable switchSW4-4 ON VGA Front (ON) / Back (OFF) select

Table 2-2 for SW4 Settings


Description

SW5-1 OFF On-Serial Console modeSW5-2 OFF On-selects the front Comm port for serial console.SW5-3 OFF On-loads factory defaults into BIOSSW5-4 OFF Load default BIOS settings



Description

SW6-1 OFF Factory UseSW6-2 OFF Factory UseSW6-3 OFF Factory UseSW6-4 OFF COM 2 RS-232/RS-485



25/60


2-3

Jumpers

Table 2-5 for jumper configuration.

Jumper

Position Function

JP1 A

B

No FWH Top SwapFWH Top Swap

JP5

A

B

NormalClear CMOS

JP7 A

B

Orb ground not connected to logic groundOrb ground connected to logic ground

P4 1 ----- 2 3 45 6

SIO_COM_RXD1 = RXD1

SIO_COM_RXD1 = RXD422

SIO_COM_RXD1 = RXD485

P5 1 ----- 22 34 ----- 5

5 67 ----- 88 9

10 ----1111 12

DCD1485TXD-

SRD1485TXD+STD1485RXD+DTR1485RXD


26/60


2-4

Registers

The XCPC-6200 modules contain the following Xembedded-defined I/O registers: 218h,219h, 233h, and 234h.

Register 218h CMOS Clear Register

This register allows you to read the CMOS clear jumper.

Table 2-6 CMOS Clear Register Settings

Bit Signal Result R/W

0 RESERVED Reserved

1 RESERVED Reserved

2 RESERVED Reserved

3 RESERVED Reserved

4 RESERVED RESERVED

5 RESERVED RESERVED

6 RESERVED Reserved

7 CLRCMOS 0 = Clear CMOS1 = CMOS okay

R


27/60


2-5

Register 219h Flash Control Register

This register controls the following LEDs and signals.

Table 2-7 LED/BIOS Register Settings

Bit LED/Signal Result R/W

01

FAULT 0 = Fault LED on1 = Fault LED off

R/W

1 PASS 0 = PASS LED off1 = PASS LED on

R/W

21

N/A N/A

3 N/A N/A

41

RESERVED Reserved

51

RESERVED Reserved

6

1

RESERVED Reserved7

1RESERVED Reserved

Register 233h Watchdog Timer Register

This register controls watchdog timer operation.

Table 2-8 Watchdog Timer Register Settings

Bit Signal Result

0 RESERVED Reserved

1 RESERVED Reserved

2 RESERVED Reserved3 RESERVED Reserved

4 WDOG_EN 1 = Enables the watchdog timer

5 MRESET_EN 1 = Timeout generates0 = Timeout generates IRQ10

6 WDOG_STS Watchdog timer status bit

7 WDOG_CLR Toggling this bit clears the watchdog timerback to a zero count.

Note

Before enabling the watchdog timer for the first time, it is necessary to resetthe count back to zero by toggling bit 7 (WDOG_CLR). Toggling implies

changing the state of bit (0 to 1 or 1 to 0).


28/60


2-6

Front Panel Layout

Fig. 2-2 shows the front panel connector locations indicator LEDs

Panel LEDs and Switch

The reset switch can be configured to reset just the board or the board and the CompactPCI bus. See the setupof Sw-1 shown in Figure 2-1 and table 2-1. This switch can be configured to either just reset the XCPC-6200or to reset both the CompactPCI bus and the XCPC-6200. The green pass and red fail LEDs are used as anindication of board health during the BIOS boot up. Both the green pass and red fail LEDs will light during thePOST of the board. As the BIOS complete the POST, the red fail LED will be turned off. This is an indicationthe XCPC-6200 has passed the POST. The blue Hot swap Controller LED is lit when the XCPC-6200 isunlatched for removal from the CompactPCI bus.


29/60


2-7

Connectors

This section provides pin outs for the XCPC-6200 connectors. Refer to the EMC warning at

the beginning of this manual before attaching cables.

Keyboard/Mouse Port Connector

Figure 2-7

Table 2-7 Keyboard Port Connector Pin out

Pin Signal

1 Keyboard Data

2 Mouse Data

3 GND

4 +5V

5 Keyboard Clock

6 Mouse Clock


30/60


2-8

Front panel Ethernet

____________________________________________________________

The Ethernet ports on the XCPC-6200 are switch able between the front and the rear of the XCPC-6200.When in the rear mode, the Ethernet ports can use the J3 connector for PICMG 2.16 switch fabric over thecompliant backplane or Ethernet out the XCPC-9090 rear transition module. PICMG 2.16 and the reartransition module can not supply Ethernet at the same time, if a PICMG 2.16 compliant backplane is in usethen the rear transition module RJ-45s must not be used.

Table 2-8 RJ-45 10/100/1000 BaseT Connector Pin out

Pin Signal

1 TX+

2 TX-

3 RX+

4 GND

5 GND

6 RX-

7 GND

8 GND


31/60


2-9

VGA Connector

The video is BIOS selectable and is available on either the front panel on a standard SVGA connector or out

the CompactPCI bus J3. The table below shows the pin out of the standard video connector and also the

CompactPCI bus J3 pin out for the rear access of video. TheXCPC-9090 rear transition module connects to therear of the CompactPCI bus in the same slot as the XCPC-6200 and allows for standard connections to off

board devices. The XCPC-9090 provides a standard SVGA connector for rear access.

Figure 2-9

Table 2-9 VGA Connector Pin out

SVGA

Pin out

Signal CompactPCI busJ3

1 RED E10

2 GREEN E9

3 BLUE E8

4 NC N/C

5 GND E19

6 GND E18

7 GND E17

8 GND E169 25MIL_VIDA N/C

10 GND E15

11 NC N/C

12 LDDCDAT D8

13 HSYNC D11

14 VSYNC D10

15 LDDCCLK D9


32/60


2-10

USB Port Connector

USB provides an expandable, hot-pluggable Plug and Play serial interface that ensures a

standard, low-cost connection for peripheral devices. Devices suitable for USB range fromsimple input devices such as keyboards, mice, and joysticks, to advanced devices such asprinters, scanners, storage devices, modems, and video conferencing cameras. USB 2.0 has araw data rate at 480Mbps, and it is rated 40 times faster than its predecessor interface, USB1.1, which tops at 12Mbps.

USB port 1 and 2 are available on the front panel using a standard connector as shown inFigure 2-10 below. The other two USB ports USB-3 and 4, are routed out the CompactPCI busJ5 connector. Use the XCPC-9090 RTM to access these ports.

The USB +5 V supplies are protected with a polyswitch. This device will open up if +5 V isshorted to GND. Once the shorting condition is removed, the polyswitch will allow currentflow to resume.

Figure 2-10 USB Connector

Table 2-10 USB Port Connector Pin out

Pin Signal

1 +5V2 USBP0-

3 USBP0+

4 GND


33/60


2-11

COM1, COM2 and COM3 Pin Definitions

The XCPC-6200 has one serial port out the front panel Com 1 this com port uses the RJ-45 connector. The other two com

ports are out the CompactPCI bus J5 connector and when the XCPC-9090 rear transition module used com port 2

connects to a DB-9 connectors and COM3 connects to a 10-pin header. See below for connector layout and pin

descriptions.

Figure 2-11 RJ-45 Serial Port Connector

COM1 Pin Definitions

Pin Number RS232

1 RTS

2 DTR

3 TXD

4 GND5 GND

6 RXD

7 DSR

8 CTS

Table 2-12 Serial Port Connector Pin out for Comm-1


34/60


2-12

On-Board Hard Drive/Compact Flash Site

A horizontal ZIF connector is used on the board. (Samtec part number ZF5-40-01-TM-WT.) Theconnector on the board has a reverse pin out because of the connector orientation relative to thehard drive. This allows the flex cable to loop up to the hard drive, with the connector side facing theboard.

Table 2-14 On-Board storage devices Connector pin assignment

Pin # Description Pin # Description Pin # Description Pin # Description1 factory use 11 DD4 21 GROUND 31 DA12 factory use 12 DD11 22 DMARQ 32 PDIAG-3 RESET- 13 DD3 23 GROUND 33 DA04 GROUND 14 DD12 24 DIOW- 34 DA25 DD7 15 DD2 25 DIOR- 35 CS0-6 DD8 16 DD13 26 GROUND 36 CS1-7 DD6 17 DD1 27 IORDY 37 DASP-8 DD9 18 DD14 28 GROUND 38 3.3V9 DD5 19 DD0 29 DMACK- 39 3.3V

10 DD10 20 DD15 30 INTRQ 40 DEVADR


35/60


2-13

The Hitachi C4K60 CE has a 40 pin ZIF connector.

Table 2-15 1.8inch Hard Drive Connector pin assignment on hard drive

Pin # Description Pin # Description Pin # Description Pin # Description40 factory use 30 DD4 20 GROUND 10 DA139 factory use 29 DD11 19 DMARQ 9 PDIAG-38 RESET- 28 DD3 18 GROUND 8 DA037 GROUND 27 DD12 17 DIOW- 7 DA236 DD7 26 DD2 16 DIOR- 6 CS0-35 DD8 25 DD13 15 GROUND 5 CS1-34 DD6 24 DD1 14 IORDY 4 DASP-33 DD9 23 DD14 13 GROUND 3 3.3V32 DD5 22 DD0 12 DMACK- 2 3.3V31 DD10 21 DD15 11 INTRQ 1 DEVADR


36/60


2-14

CompactPCI bus Connectors

CompactPCI bus P1 Connector

CompactPCI Interface Connector Pin Definitions

CompactPCI Interface J1 Pin-outThe CompactPCI interface connector J1 is a 150-pin connector with pins assigned as follows.

Pin A B C D E F

25 5V REQ64# ENUM# 3.3V 5V GND

24 AD[1] 5V V(I/O) AD[0] ACK64# GND23 3.3V AD[4] AD[3] 5V AD[2] GND

22 AD[7] GND 3.3V AD[6] AD[5] GND

21 3.3V AD[9] AD[8] M66EN C/BE[0]# GND20 AD[12] GND V(I/O) AD[11] AD[10] GND

19 3.3V AD[15] AD[14] GND AD[13] GND J1

18 SERR# GND 3.3V PAR C/BE[1]# GND17 3.3V IPMB_SCL IPMB_SDA GND PERR# GND C

16 DEVSEL# GND V(I/O) STOP# LOCK# GND O

15 3.3V FRAME# IRDY# BD_SEL# TRDY# GND N12-

14

KEY AREA N

11 AD[18] AD[17] AD[16] GND C/BE[2]# GND E

10 AD[21] GND 3.3V AD[20] AD[19] GND C

9 C/BE[3]# IDSEL AD[23] GND AD[22] GND T

8 AD[26] GND V(I/O) AD[25] AD[24] GND O

7 AD[30] AD[29] AD[28] GND AD[27] GND R

6 REQ0# PCI_PRESENT#

3.3V CLK AD31] GND

5 NC NC PCI_RST# GND GNT0# GND4 IPMB_PW

RHEALTHY# V(I/O) INTP INTS GND

3 INTA# INTB# INTC# 5V INTD# GND

2 NC 5V NC NC NC GND1 5V -12V NC +12V 5V GND

Pin A B C D E F


37/60


2-15

CompactPCI Interface J2 Pin-out

The CompactPCI interface connector J2 is a 132-pin connector with pins assigned as follows.

Pin A B C D E F

22 GA4 GA3 GA2 GA1 GA0 GND21 CLK6 GND RSV RSV RSV GND

20 GND GND RSV RSV RSV GND19 GND GND IPMB1_SD

AIPMB1_SC

L

IPMB1_ALERT# GND

18 NC NC NC GND NC GND

17 NC GND PRST# REQ6# GNT6# GND

16 NC NC DEG# GND NC GND J215 NC GND FAL# REQ5# GNT5# GND

14 AD[35] AD[34] AD[33] GND AD[32] GND C13 AD[38] GND V(I/O) AD[37] AD[36] GND O12 AD[42] AD[41] AD[40] GND AD[39] GND N

11 AD[45] GND V(I/O) AD[44] AD[43] GND N

10 AD[49] AD[48] AD[47] GND AD[46] GND E9 AD[52] GND V(I/O) AD[51] AD[50] GND C

8 AD[56] AD[55] AD[54] GND AD[53] GND T

7 AD[59] GND V(I/O) AD[58] AD[57] GND O6 AD[63] AD[62] AD[61] GND AD[60] GND R

5 C/BE[5]# 64EN# V(I/O) C/BE[4]# PAR64 GND

4 V(I/O) NC C/BE[7]# GND C/BE[6]# GND3 CLK4 GND GNT3# REQ64# GNT# GND

2 CLK2 CLK3 SYSEN# REQ4# GNT4# GND1 CLK1 GND REQ1# GND1# REQ2# GND

Pin A B C D E F


38/60


2-16


The CompactPCI Interface I/O connector J3 provides several I/O signals that are brought tostandard connectors using the RTM. It also has the PICMG 2.16 Gigabit Ethernet backplane signals.The 144pin connector has the following pin assignments.

19 GND GND GND GND GND GND18 LPa_DA LPa_DA# GND LPa_DC LPa_DC# GND

17 LPa_DB LPa_DB# GND LPa_DD LPa_DD# GND Ethernet

16 LPb_DA LPb_DA# GND LPb_DC LPb_DC# GND

15 LPb_DB LPb_DB# GND LPb_DD LPb_DD# GND

14 +3.3V +3.3V RSVD +5V +5V GND TM Power

13 FPTXC FPTX0 FPTX1 FPTX2 RSVD GND Flat12 FPTXC# FPTX0# FPTX1# FPTX2# NC GND Panel

11 COM1DSR

COM1 DTR MOUSEDATA

NC NC GND COM1

10 COM1TXD

COM1 CTR MOUSECLOCK

NC NC GND Mouse

9 COM1RXD

COM1 DCD KBD DATA NC NC GND Keyboard

8 COM1RTS

COM1 RI KBDCLOCK

NC NC GND

7 CS1# CS3# DA1 ACTIVITY

#

DIAG GND

6 FP DDCDATA

GND FP DDCCLOCK

DA0 DA2 GND

5 DMARQ IORDY DIOW# DMAACK#

DIOR# GND

4 DD14 DD0 GND DD15 INTRQ GND Primary

3 DD3 DD12 DD2 DD13 DD1 GND EIDE

2 DD9 DD5 DD10 DD4 DD11 GND1 SPEAKER IDE_RST# DD7 DD8 DD6 GND

Pin A B C D E F

NOTE: J4 is not used on our boards, this connector is associated with the H 1.11specification for Telecomm and is not supported by our products.


39/60


2-17


The 132-pin CompactPCI J5 connector provides PMC User I/O, SATA, COM2, and two USB ports.

Pin A B C D E F

22 PMC_IO5 PMC_IO4 PMC_IO3 PMC_IO2 PMC_IO1 GND21 PMC_IO1

0PMC_IO9 PMC_IO8 PMC_IO7 PMC_IO6 GND

20 PMC_IO15

PMC_IO14 PMC_IO13 PMC_IO12 PMC_IO11 GND PMC

19 PMC_IO20

PMC_IO19 PMC_IO18 PMC_IO17 PMC_IO16 GND I/O

18 PMCIO25 PMC_IO24 PMC_IO23 PMC_IO22 PMC_IO21 GND

17 PM_IO20 PMC_IO29 PMC_IO28 PMC_IO27 PMC_IO26 GND16 PMC_IO3

5PM_IO34 PMC_IO33 PMC_IO32 PMC_IO31 GND

15 PMC_IO40

PMC_IO39 PMC_IO38 PMC_IO32 PMC_IO31 GND

14 PMC_IO45


13 PMC_IO50


12 PMC_IO55


11 PMC_IO60


10 GND PM_IO64 PMC_IO63 PMC_IO62 PMC_IO61 GND9 TR_RST# GND GND GND GND GND Reset8 SATA0_R SATA0_R# GND SATA0_T SATA0_T# GND SATA0

7 SATA1_R SATA1_R# GND SATA1_T SATA1_T# GND SATA16 GND GND RSVD COM2

DSRCOM2 DTR GND COM2

5 NC NC RSVD COM2 RxD COM2 TxD GND4 USBD3# USBD3 RSVD COM2 RxD COM2 TxD GND USB3

3 RSVD MUX I/ODATA

MUX I/OCLK

RSVD COM2 DCD GND Mux I/O

2 RSVD RSVD RSVD RSVD GND GND

1 USBD1# USBD1 RSVD RSVD RSVD GND USB1

Pin A B C D E F


40/60


41/60


2-19

PMC Host Connectors

CPU Fan Power Connector

The fan +12 V and +5 V supplies are protected with a polyswitch. This device will open up if+12 V or +5 V is shorted to GND. Once the shorting condition is removed, the polyswitch willallow current flow to resume.

Table 2-21 CPU Fan Power Connector Pin out

Pin Signal

1 GND

2 +12V (fused)

3 +5V pullup


42/60


2-20

Installing the XCPC-6200 into a Backplane

This section provides the information necessary to install the XCPC-6200 into theCompactPCI bus backplane. The XCPC-6200 is a double-high, single-slot CompactPCI busmodule.

Note

Xembedded modules are designed to comply with all physical and electricalCompactPCI bus backplane specifications.

WarningNever install or remove any boards before turning off the power to the bus andall related external power supplies.

1. Verify that all jumper settings are correct.

2. Verify that the card cage slot is clear and accessible.

3. Install the XCPC-6200 in the card cage by centering the unit on the plastic guides in theslots. Push the board slowly toward the rear of the chassis until the rear connectors engage.The board should slide freely in the plastic guides.

4. Be sure the handles latch in the locked position, this is an indication the the board is seatedcorrectly.

Caution

Do not use excessive force or pressure to engage the connectors. If the boardsdo not properly connect with the backplane, remove the module and inspectall connectors and guide slots for damage or obstructions.

5. Secure the module to the chassis by tightening the machine screws at the top and bottom ofthe board.

6. Connect all remaining peripherals by attaching each interface cable into the appropriateconnector on the front of the XCPC-6200 board as shown in Table 2-.

8. Turn on power to the CompactPCI bus card cage.Table 2-22 Front Panel Connector Labels

Connector Label

Keyboard/Mouse KEYBD/ MOUSE

Display cable VGA

USB cable 0 USB 1

Ethernet cable 0 Ethernet 1

Serial device COM 1

PMC card PMC


43/60


2-21

Ethernet RJ-45 10/100/1000 Connector

Table 2-23 RJ-45 10/100/1000 BaseT Connector Pin out

Pin Signal

1 TX+

2 TX-3 RX+

4 GND

5 GND

6 RX-

7 GND

8 GND


44/60

3-1

Chapter 3 BIOS Setup Menus

The XCPC-6200 customized BIOS is designed to surpass the functionality provided for

normal PCs. The custom BIOS allow access to the value-added features on the XCPC-

6200 module without interfacing to the hardware directly. Use the BIOS setup to control

the two Gigabyte Ethernet ports to front or rear (PICMG 2.16 or rear Ethernet (XCPC-

9090 required) connectors. Use the setup to select front or rear Video output XCPC-9090

is required for this connection.


45/60

4-2

Chapter 4 Programming

Memory Map

The memory map of the XCPC-6200 as seen by the CPU is shown below. The I/O designation

refers to memory which is viewed as part of the AT bus or as part of CompactPCI bus depending on

how the Universe is programmed.

XCPC-6200 MEMORY MAP

*See Intel 6300ESB data sheet for a description for optional settings for setting memory holes orgaps within Memory map area**The PCI devices are located at the very top of memory just below the system BIOS.

I/O Map

This I/O map for the XCPC-6200 contains I/O ports of the IBM AT architecture plus someadditions for PCI I/O registers and Xembedded specific I/O registers.

Hex Range Device

000-01F DMA controller 1, 8237A-5 equivalent020-021 Interrupt controller 1, 8259 equivalent022-023 Available025-02F Interrupt controller 1, 8259 equivalent (note 3)040-05F Timer, 8254-2 equivalent060-06F 8742 equivalent (keyboard)070-07F Real Time Clock bit 7 NMI mask (note 3)080-091 DMA page register (note 3)92 Fast GateA20 and Fast CPU Init93-9F DMA page register (note 3)0A0-0BF Interrupt controller 2, 8259 equivalent (note 3)0C0-0DF DMA controller 2, 8237A-5 equivalent (note 3)

0F0 N/A0F1 N/A0F2-0FF N/A170-177 Secondary IDE Controller (Generates CS1*)1F0-1F7 Primary IDE Controller (Generates CS1*)219 Xembedded LED control register234 Available235-277 Available278-27F Available280-2F7 Available2F8-2FF Serial Port 2 (note 1)


46/60

4-3

300-36F Available376 Secondary IDE Controller (Generates CS3*)378-37F Parallel Port 1 (note 1)

380-3BF Available3C0-3DF VGA/EGA23E0-3EF Available3F0-3F5 Primary Floppy disk controller3F6 Primary IDE Controller (Generates CS3*)3F8-3FF Serial port 1 (note 1)400-47F Industry Pack (IP) I/O480-4BF Industry Pack (IP) ID4D0h ELCR1 (Edge or level triggered)4D1h ELCR2 (Edge or level triggered)CF8 PCI configuration address register (note 4)CF9 Reset Control Register

CFC PCI configuration data register (note 4)

Note 1: The serial and parallel port addresses may be changed or the port may be disabled.Therefore these address maybe used for some applications and not for others.Note 2: Reference the Intel 7520 datasheet for detailed information.Note 3: Reference the Intel 6300ESB datasheet for detailed informationNote 4: Reference The PCI local bus specification rev 2.3, 6300ESB datasheet for PCI configurationinformation.


47/60

4-4

IRQ Map

INT# FunctionIRQ0 System TimerIRQ1 KeyboardIRQ2 Interrupt Cascade (reserved)IRQ3 COM2IRQ4 COM1 and 3IRQ5 Ethernet 1IRQ5 -IRQ6 -

IRQ7 -IRQ8 Real Time ClockIRQ9 -IRQ9 PCI-X VideoIRQ10 Onboard PMC-XIRQ11 PCI Expansion to PMC 1IRQ11 Ethernet 2IRQ12 MouseIRQ13 -IRQ14 Primary IDEIRQ15 Secondary IDE

The above interrupt mapping is one possible scenario. The user or operating system may choose adifferent mapping for some of these interrupts based on what devices are actually in the system and

require interrupts. If COM2 is not used, then that would free up IRQ3.


48/60

4-5

XCPC-9090 Rear Transition Module

The XCPC-9090 Rear Transition Module is used to connect an external DVD, CD-ROM or harddrive and the SATA interface to your XCPC-6200 module. It has a single edge connector, labeled P2which connects to the J3 and J5 backplane connectors on the rear of the CompactPCI chassis. A frontpanel allows for this module to be latched in and screwed in for a secured connection.

Figure 4-1 XCPC-9090 Front Panel

The XCPC-9090 module has a connector on it for the connection of up to two IDE hard drives,two SATA drives, an optional on-board EIDE or Compact Flash drive and two Communicationsports. Pin outs for all of the connectors are in this chapter.

The EIDE1 connector connects one or two standard hard drives, CD_ROM drives and DVDdrives. The connector IDE1 uses a standard 80-conductor-40pin EIDE (see jumper JP9) cable.This cable can not exceed a cable length of 12. The optional on-board EIDE or Compact Flashdrive connector (IDE_ZIF1) is used to connect to a XCPC-912 Compact Flash carrier board or aXCPC-913 1.8 hard drive (consult factory for size). Two SATA drives can be connected to theXCPC-9090. The Ethernet ports (ETH 0 and ETH 1) can be used if the XCPC-6200 is in a non-PICMG 2.16 chassis other wise these should not be used. The Jumpers LAN_SEL A andLAN_SEL B enable and disable the rear Ethernet ports.


49/60

4-6

Connectors

This section describes the pin outs for each of the fourteen connectors on theXCPC-9090.

IDE1 Connector

The IDE_HDR1 connector connects up to two EIDE hard drives. Power for the drives isnotsupplied by the XCPC-9090.

Table 4-1 XCPC-9090 IDE1 Connector

Pin Signal Pin Signal

1 HDRESET* 21 HDRQ

2 GND 22 GND

3 HD7 23 DIOW*

4 HD8 24 GND

5 HD6 25 DIOR*6 HD9 26 GND

7 HD5 27 IORDY

8 HD10 28 ALE

9 HD4 29 HDACK*

10 HD11 30 GND

11 HD3 31 IRQ14

12 HD12 32 IOCS16*

13 HD2 33 DA1

14 HD13 34 NC

15 HD1 35 DA0

16 HD14 36 DA2

17 HD0 37 CS1P*

18 HD15 38 CS3P*

19 GND 39 IDEATP*

20 KEY (NC) 40 GND

Caution

The IDE controller supports enhanced PIO modes, which reduce thecycle times for 16-bit data transfers to the hard drive. Check with yourdrive manual to see if the drive you are using supports these modes. Thehigher the PIO mode, the shorter the cycle time. As the IDE cable lengthincreases, this reduced cycle time can lead to erratic operation. As aresult, it is in your best interest to keep the IDE cable as short aspossible.

The PIO modes can be selected in the BIOS setup. The Autoconfiguration will attempt to classify the connected drive if the drivesupports the auto ID command. If you experience problems, change theTransfer Mode to Standard.


50/60

4-7

Caution

The total cable length for EIDE drives must not exceed 12 inches. Also,if two drives are connected, they must be no more than six inches apart.Use the SATA drive interface if longer cabling is required.

Serial ATA hard drive Interface

The use of theXCPC-9090 rear transition module, allows for connection to one or two SATA-150 drives.

Fig. 5-2 SATA connector

Table 5-2 shows pin out of SATA interface.

The mating connector on theXCPC-9090 is Molex 67489-9005

USB Port ConnectorUSB provides an expandable, hot-pluggable Plug and Play serial interface that ensures astandard, low-cost connection for peripheral devices. Devices suitable for USB rangefrom simple input devices such as keyboards, mice, and joysticks, to advanced devicessuch as printers, scanners, storage devices, modems, and video conferencing cameras.USB 2.0 has a raw data rate at 480Mbps, and it is rated 40 times faster than itspredecessor interface, USB 1.1, which tops at 12Mbps.

USB port 3 and 4 is available on the front panel using a standard connector as shown inFigure 5-3 below.

SATA connectoron the xvme-990

SATA Signal Name

SATA1 pin-2 Transmit +

SATA1 pin-1 GND

SATA1 pin-3 Transmit -

SATA1 pin-4 GND

SATA1 pin-5 Receive +

SATA1 pin-7 GND

SATA1 pin-6 Receive -

SATA2 pin-2 Transmit +SATA2 pin-1 GND

SATA2 pin-3 Transmit -

SATA2 pin-4 GND

SATA2 pin-5 Receive +

SATA2 pin-7 GND

SATA2 pin-6 Receive -


51/60

4-8

The USB +5 V supplies are protected with a polyswitch. This device will open up if +5 Vis shorted to GND. Once the shorting condition is removed, the polyswitch will allowcurrent flow to resume.

Table 5-7 USB Port Connector Pin out

Figure 5-3 showing the USB connector.

USER_I/O Connector

This is a 68-pin SCSI type connector that brings out the rear PMC site I/O from the XCPC-6200PMC site to the P0 to theXCPC-9090, P0 to this USER_I/O.

Table 5-10 Showing pin out of the User I/O connector.Pin Number Signal Name Pin Number Signal Name

1 PMC-I/O 1 35 PMC-I/O 2

2 PMC-I/O 3 36 PMC-I/O 43 PMC-I/O 5 37 PMC-I/O 6



8 PMC-I/O 15 42 PMC-I/O 169 PMC-I/O 17 43 PMC-I/O 1810 PMC-I/O 19 44 PMC-I/O 20




18 - 52 PMC-I/O -19 GND using jumper 53 GND using jumper20 PMC-I/O 35 54 PMC-I/O 36

21 PMC-I/O 37 55 PMC-I/O 38


25 PMC-I/O 45 59 PMC-I/O 46




Pin Signal

1 +5V

2 USBP0-

3 USBP0+

4 GND


52/60

4-9

33 PMC-I/O 61 67 PMC-I/O 62

34 PMC-I/O 63 68 PMC-I/O 64

Ethernet RJ-45

Two Gigabyte Ethernet ports are available on theXCPC-9090. If the CompactPCI bus has

PICMG 2.16 capability, the rear Ethernet ports can not be used, they will conflict with the

CompactPCI bus switch fabric connections on the back plane.

Fig. 5-4 RJ-45 Connector.

Table 5-11 RJ-45 10/100/1000 Base T Connector Pin out

Pin Signal

1 TX+

2 TX-

3 RX+4 GND

5 GND

6 RX-

7 GND

8 GND


53/60

4-10

COM 2

Communications port 2 is a RS-232 serial communication port using a standard DB-9 connector.

Figure 5-5 DB-9

Table 5-12 Showing pin out of DB-9

DB-9 Pin Location Signal Name

1 DCD2

2 RXD2

3 TXD2

4 DTR2

5 GND

6 DSR2

7 RTS2

8 CTS2

9 RI2


54/60

4-11

VGA Connector

The video is BIOS selectable and is available on either the front panel or out the CompactPCI bus J5. Thetable below shows the pin out of the standard video connector. TheXCPC-9090 rear transition module

connects to the rear of the CompactPCI bus in the same slot as the XCPC-6200 and allows for standard

connections to off board devices. TheXCPC-9090 provides a standard SVGA connector for rear access.

Figure 5-6

Table 5-13 VGA Connector Pin out

SVGA

Pin out

Signal

1 RED

2 GREEN

3 BLUE

4 NC

5 GND

6 GND

7 GND

8 GND

9 25MIL_VIDA

10 GND

11 NC

12 LDDCDAT

13 HSYNC

14 VSYNC

15 LDDCCLK


55/60

4-12

On-Board Hard Drive/Compact Flash Site

A horizontal ZIF connector is used on the board. (Samtec part number ZF5-40-01-TM-WT.) Theconnector on the board has a reverse pin out because of the connector orientation relative tothe hard drive. This allows the flex cable to loop up to the hard drive, with the connector sidefacing the board.

Table 2-14 On-Board storage devices us the J17 1.8inch Hard Drive Connector pin assignment

Pin # Description Pin # Description Pin # Description Pin # Description1 factory use 11 DD4 21 GROUND 31 DA12 factory use 12 DD11 22 DMARQ 32 PDIAG-

3 RESET- 13 DD3 23 GROUND 33 DA04 GROUND 14 DD12 24 DIOW- 34 DA25 DD7 15 DD2 25 DIOR- 35 CS0-6 DD8 16 DD13 26 GROUND 36 CS1-7 DD6 17 DD1 27 IORDY 37 DASP-8 DD9 18 DD14 28 GROUND 38 3.3V9 DD5 19 DD0 29 DMACK- 39 3.3V

10 DD10 20 DD15 30 INTRQ 40 DEVADR


56/60

4-13

P3 Connector

The XCPC-9090 P3 connector connects directly to the XCPC-6200 P3 connector through theCompactPCI chassis backplane. The CompactPCI Interface I/O connector J3 provides several I/O signals

that are brought to the XCPC-9090. It also has the PICMG 2.16 Gigabit Ethernet backplane signals. The144pin connector has the following pin assignments.

19 GND GND GND GND GND GND18 LPa_DA LPa_DA# GND LPa_DC LPa_DC# GND

17 LPa_DB LPa_DB# GND LPa_DD LPa_DD# GND Ethernet

16 LPb_DA LPb_DA# GND LPb_DC LPb_DC# GND15 LPb_DB LPb_DB# GND LPb_DD LPb_DD# GND

14 +3.3V +3.3V RSVD +5V +5V GND TM Power

13 FPTXC FPTX0 FPTX1 FPTX2 RSVD GND Flat12 FPTXC# FPTX0# FPTX1# FPTX2# NC GND Panel

11 COM1DSR

COM1 DTR MOUSEDATA

HSync NC GND COM1VGA

10 COM1TXD

COM1 CTR MOUSECLOCK

VSync Red GND MouseVGA

9 COM1RXD

COM1 DCD KBD DATA LDDCCLK Green GND KeyboardVGA

8 COM1RTS

COM1 RI KBDCLOCK

LDDCDAT Blue GND VGA

7 CS1# CS3# DA1 ACTIVITY#

DIAG GND

6 FP DDCDATA GND FP DDCCLOCK DA0 DA2 GND

5 DMARQ IORDY DIOW# DMAACK#

DIOR# GND

4 DD14 DD0 GND DD15 INTRQ GND Primary

3 DD3 DD12 DD2 DD13 DD1 GND EIDE

2 DD9 DD5 DD10 DD4 DD11 GND1 SPEAKER IDE_RST# DD7 DD8 DD6 GND

Pin A B C D E F


57/60

4-14


The 132-pin CompactPCI J5 connector provides PMC User I/O, SATA, COM2, and two USBports.

Pin A B C D E F

22 PMC_IO5 PMC_IO4 PMC_IO3 PMC_IO2 PMC_IO1 GND21 PMC_IO1

0PMC_IO9 PMC_IO8 PMC_IO7 PMC_IO6 GND

20 PMC_IO15

PMC_IO14 PMC_IO13 PMC_IO12 PMC_IO11 GND PMC

19 PMC_IO20

PMC_IO19 PMC_IO18 PMC_IO17 PMC_IO16 GND I/O

18 PMCIO25 PMC_IO24 PMC_IO23 PMC_IO22 PMC_IO21 GND17 PM_IO20 PMC_IO29 PMC_IO28 PMC_IO27 PMC_IO26 GND16 PMC_IO3

5PM_IO34 PMC_IO33 PMC_IO32 PMC_IO31 GND

15 PMC_IO40


14 PMC_IO45


13 PMC_IO50


12 PMC_IO55


11 PMC_IO60


10 GND PM_IO64 PMC_IO63 PMC_IO62 PMC_IO61 GND

9 TR_RST# GND GND GND GND GND Reset

8 SATA0_R SATA0_R# GND SATA0_T SATA0_T# GND SATA0

7 SATA1_R SATA1_R# GND SATA1_T SATA1_T# GND SATA16 GND GND RSVD COM2

DSRCOM2 DTR GND COM2

5 NC NC RSVD COM2 RxD COM2 TxD GND

4 USBD3# USBD3 RSVD COM2 RxD COM2 TxD GND USB3

3 RSVD MUX I/O

DATA

MUX I/O

CLK

RSVD COM2 DCD GND Mux I/O

2 RSVD RSVD RSVD RSVD GND GND

1 USBD1# USBD1 RSVD RSVD RSVD GND USB1Pin A B C D E F


58/60

Appendix A SDRAM and Battery Installation

1


Memory Type

DRAM Memory

The XCPC-6200 has a two ECC Registered SODIMM sockets to accommodate from 2x256 MB(51MB total) to 2x4 GBytes (8GB total) DDR2 400MHz (PC2700) ECC registered SODIMMs.An additional pair of Chip Select lines are routed to the SODIMM socket in order toaccommodate the 4GB registered SODIMMs.

Installing SDRAM

Follow these steps to install the SODIMM:

1. Follow standard antistatic procedures using a wriststrap to minimize the chance of damaging theXCPC-6200 and its components.

2. Power off the XCPC-6200, remove it from theCompactPCI backplane, and place it on asafe antistatic (grounded) surface.

3. Remove all connectors if not already removed.4. Locate the sockets on the XCPC-6200 slightly in

front of the P1 CompactPCI backplaneconnector.

5. Pull the metal clips on either side of the SODIMM until it pops up at an angle (roughly 30from horizontal).

6. Grasping the upper two corners or the edges of the SODIMM, gently pull it out of the socketand set it to the side.

7. Insert the new SODIMM until seated into the connector assuring it fits snugly into theconnector retainer clips. Both sockets must use the same type and size memorymodule.

8. Gently push the SODIMM down until the metal clips snap into place to hold it. If youcannot gently push the SODIMM into position, you may need to redo step 7.

9. Replace the XCPC-6200 module, reconnect all connectors, etc.

10.Power up the unit and make sure that the memory is recognized (during boot up on theBoot-time diagnostic screen that can be turned on in the BIOS).


59/60


2

Module Battery InstallationDuring battery replacement, polarity must be observed in installing the coin battery.

Please be sure to dispose of the spent battery in an environmentally correct manner. Thereplacement battery must be a BR-1632 or equivalent type.


60/60

Index

IndexAbort/Clear CMOS register.............. ...... 2-4

Compact Flash drive ..................... ....... 1-13

connectors

CPU fan power................................. 2-19

keyboard port ....................... .............. 2-7

RJ-45 10/100 Base-T............... 2-21, 4-10Univeral Serial Bus (USB) ........ 2-10, 4-9

VGA......................................... 2-9, 4-12

CPU

fan power connector......................... 2-19drives

Compact Flash ................................. 1-13

floppy .............................................. 1-12

hard................................ ........... 1-12, 4-7

expansion

PMC ................................................ 1-14

Expansion Options ........................ ....... 1-19

hard drive............. ......................... ....... 1-12

hardware specifications ........................ 1-18

I/O map................................. ................. 4-2IRQ map................................................ 4-4

keyboard interface................. ............... 1-14keyboard port connector ......................... 2-7

LED/BIOS register........................ ......... 2-5

memory map......................... ................. 4-2

memory, SDRAM......................... ....... 1-18

parallel port.............................. ............ 1-14

pinouts

CPU fan power ......................... ........2-19

keyboard port...................... ................2-7

Univeral Serial Bus (USB).........2-10, 4-9

VGA..........................................2-9, 4-12

VMEbus (P1)....................................2-14

PMC.....................................................1-14ports

keyboard...........................................1-14

parallel..............................................1-14

serial.................................................1-14registers

Clear CMOS.................... ...................2-4

Clear CMOS register...........................2-4

LED/BIOS..........................................2-5

LED/BIOS register..............................2-5

watchdog timer ......................... ..........2-5

RJ-45 10/100 Base-T Connector: .2-21, 4-10

SDRAM ...................... .........................1-18

serial ports ......................... ...................1-14

Software Support .................... ..............1-15specificationshardware1-18

Universal Serial Bus (USB) port ....2-10, 4-9VGA connector.................... ..........2-9, 4-12

interface............................................1-14

watchdog timer.................... .................1-15

watchdog timer register................. ..........2-5

XCPC-6200 Single-Slot CompactPCI Bus Intel® Core© 2 Duo Processor Module

Documents