Top Banner
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 BansilalRamnathAgarwal Charitable Trust’s Vishwakarma Institute of Technology (An Autonomous Institute affiliated to University of Pune) Structure & Syllabus of Final Year B.Tech. (Electronics Engineering) Pattern ‘F-11 revisedAcademic Year 2014-15 Prepared by: - Board of Studies in Electronics Engineering Approved by: - Academic Board, Vishwakarma Institute of Technology, Pune Signed by Chairman BOS Chairman Academic Board
82

Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Oct 06, 2020

Download

Documents

dariahiddleston
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Page 1: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17

BansilalRamnathAgarwal Charitable Trust’s

Vishwakarma Institute of Technology (An Autonomous Institute affiliated to University of Pune)

Structure & Syllabus of

Final Year B.Tech. (Electronics Engineering)

Pattern ‘F-11 revised’

Academic Year 2014-15

Prepared by: - Board of Studies in Electronics Engineering

Approved by: - Academic Board, Vishwakarma Institute of Technology, Pune

Signed by

Chairman – BOS Chairman – Academic Board

Page 2: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17

S.No CONTENTS Page No

1 Structure

2 Module 7 Syllabi

2.1 Electronics Circuit Design EC40101 21

2.2 Electronics Circuit Design (Tut) 23

2.3 Coding and Data Compression EC40103 24

2.4 Coding and Data Compression (Lab) EC40301 26

3 Module 8 Syllabi

3.1 Computer Networks EC40104 27

3.2 Computer Networks (Tut) 29

3.3 Embedded Systems EC41101 30

3.4 Embedded Systems (Lab) EC41101 32

4 Electives with tutorial

4.1 Artificial Intelligence EC42102 33

4.2 Artificial Intelligence (Tut) 35

4.3 Pattern Recognition EC42103 36

4.4 Pattern Recognition(Tut) 38

4.5 High Power Semiconductor Devices EC42127 39

4.6 High Power Semiconductor Devices(Tut) 41

4.7 Microwave Engineering EC42107 42

4.8 Microwave Engineering(Tut) 44

4.9 Artificial Neural Networks and Fuzzy Logic EC42110 45

4.10 Artificial Neural Networks and Fuzzy

Logic(Tut)

47

4.11 Wireless Sensor Networks EC42111 48

4.12 Wireless Sensor Networks(Tut) 50

4.13 Computer Vision EC42131 51

4.14 Computer Vision(Tut) 53

4.15 Speech and Video Processing EC42132 54

4.16 Speech and Video Processing(Tut) 56

5 Electives with Lab

5.1 Fiber Optic communication EC42104 57

5.2 Fiber Optic communication(Lab) EC42301 59

5.3 VLSI Design EC42105 60

5.4 VLSI Design(Lab) EC42302 62

5.5 Digital Image Processing EC42106 63

5.6 Digital Image Processing(Lab) EC42303 65

5.7 Audio-Video Engineering EC42112 66

5.8 Audio-Video Engineering(Lab) EC42304 68

5.9 Advanced Power Electronics EC42113 69

5.10 Advanced Power Electronics(Lab) EC42305 71

5.11 Bio-medical Electronics EC42114 72

5.12 Bio-medical Electronics(Lab) EC42306 74

5.13 Mechatronics EC42130 75

Page 3: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17

5.14 Mechatronics (Lab) EC42315 77

6 Major Project

6.1 Major Project II EC47301 78

6.2 Major Project III EC47302 79

Page 4: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 1 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

F.Y. B.TechStructure with effect from Academic Year 2014-15 Module 1

Code Sub-ject

Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

HS10109 S1 Linear Algebra and Random Variables

3 - 1 10 20 5 5 - 60 4

HS10103 S2 Modern Physics 3 - 1 10 20 5 5 - 60 4

CH10101 S3 Chemistry 3 - - 15 20 5 - - 60 3

ME10101 S4 Engineering Graphics 3 - - 15 20 5 - - 60 3

HS16101 HS16103 HS16105 HS16107

S5 (OE)

Sociology Psychology Philosophy EVS

2 - - 15 20 5 - - 60 2

HS10301 Lab 1

Engineering Graphics Lab - 2 - - - - 70 30 1

CH10301 Lab 2

Science Lab - 2 - - - - 70 30 1

HS153xx

Lab 3

General Proficiency* - 2 - - - - 70 30 1

HS15301 HS15302 HS15303

Lab 4

English I * French I German I

- 2 - - - - 70 30 1

Page 5: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 2 of 79

HS15304 HS15305

Spanish I Japanese I

HS14301

Lab 5

Engineering Workshop* - 2 - - - - 70 30 1

HS17401

Mini Proj.

Mini Project - 4 - - - - 70 30 2

TOTAL 14 14 2 23

F.Y. B.TechStructure with effect from Academic Year 2014-15 Module 2

Code Sub- ject

Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

HS10102

S1 Differential and Integral Calculus

3 - 1 10 20 5 5 - 60 4

HS10104 S2 Engineering Mechanics

3 - 1 10 20 5 5 - 60 4

HS10108

S3 Electrical Engineering Fundamentals

3 - - 15 20 5 - - 60 3

CS10102 S4 Computer Programming

3 - - 15 20 5 - - 60 3

HS16102 HS16104 HS16106 HS16108

S5 (OE)

Economics Management Technology Cost & Acc. Business Law

2 - - 15 20 5 - - 60 2

CS10302

Lab 1 Computer Programming - 2 - - - - 70 30 1

Page 6: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 3 of 79

HS10306 Lab 2 Engineering Lab - 2 - - - - 70 30 1

HS153xx Lab 3 General Proficiency* - 2 - - - - 70 30 1

HS15306 HS15307 HS15308 HS15309 HS15310

Lab 4 French II* German II Spanish II Japanese II English II

- 2 - - - - 70 30 1

HS14302 Lab 5 Trade Workshop* - 2 - - - - 70 30 1

HS17402

Mini Proj.

Mini Project - 4 - - - - 70 30 2

TOTAL 14 14 2 23

F.Y. B.Tech Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE HS10107

Lab Communication Skill* - 2 - - - - 70 30 1

TOTAL - 2 - 1

F.Y. B.Tech. Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE HS17301 Lab General Seminar-I* - 2 - - - - 70 30 1

TOTAL - 2 - 1

Page 7: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 4 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 3

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC20101 Semiconductor Devices & circuits

Theory - Core

3 - 1 10 20 5 5 - 60 4

EC20102 Analog Communication

Theory – Core

3 - 1 10 20 5 5 - 60 4

EC20103 Linear Algebra & Statistics

Theory – Core

3 - - 15 20 5 - - 60 3

EC20104 Signals and Systems

Theory – Core

3 - - 15 20 5 - - 60 3

EC21102 Electrical Machines

Theory – MD

2 - - 15 20 5 - - 60 2

EC20301 Semiconductor Devices & circuits

Lab – Core

- 2 - - - - 70 30 1

EC21301 Electrical Machines

Lab – MD

- 2 - - - - 70 30 1

Page 8: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 5 of 79

EC20302 Analog Communication

Lab – Core

- 2 - - - - 70 30 1

Lab – SD

- 2 - - - - 70 30 1

EC27401 Mini Proj. Project - 4 - - - - 70 30 2

EC20401 Comprehensive Viva Voce*

Oral - - - - - - - - 100 2

TOTAL 14 12 2 24

* Based on Signals and Systems and Analog Communication

Page 9: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 6 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 4

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC21101

Control Systems

Theory - MD

3 - 1 10 20 5 5 - 60 4

EC20105 Digital Electronics

Theory – Core

3 - 1 10 20 5 5 - 60 4

EC20106

Data Structure & Algorithms

Theory – Core

3 - - 15 20 5 - - 60 3

EC20107 Networks and Lines

Theory – Core

3 - - 15 20 5 - - 60 3

EC21103 Electronic Instrumentation & Measurement

Theory – MD

2 - - 15 20 5 - - 60 2

EC20303 Digital Electronics

Lab – Core

- 2 - - - - 70 30 1

EC20304 Data Structure & Algorithms

Lab – Core

- 2 - - - - 70 30 1

EC21302 Electronic Instrumentation & Measurement

Lab – MD

- 2 - - - - 70 30 1

Lab – - 2 - - - - 70 30 1

Page 10: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 7 of 79

SD

EC27402 Mini Proj. Project - 4 - - - - 70 30 2

EC20402 Comprehensive Viva Voce**

Oral - - - - - - - - 100 2

TOTAL 14 12 2 24

**Based on Digital Electronics and Data Structure & Algorithms

Page 11: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 8 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15

Semester I – Irrespective of Module

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

HS20108 Lab Technical Writing

- 2 - - - - 70 30 1

TOTAL - 2 - 1

S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

HS20307 Lab General Seminar-II

- 2 - - - - 70 30 1

TOTAL - 2 - 1

Page 12: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 9 of 79

List of Skill Development courses (Lab)

Course Name Course code

Applied Electromechanics for Robotics EC24301

Matlab fundamentals and programming techniques EC24303

Electronic Hardware Workshop EC24304

C++ Programming EC24306

Pspice based circuit simulation EC24308

Event driven circuit simulation EC24310

Fundamentals of Engineering Mathematics * EC24312

Introduction to Linux EC24313

* ONLY FOR SECOND YEAR DIRECT ADMITTED STUDENTS

Page 13: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 10 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15

Module 5

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC30101 Microcontroller & Applications

Theory - Core

3 - 1 10 20 5 5 - 60 4

EC30102 Digital Communication

Theory – Core

3 - 1 10 20 5 5 - 60 4

EC30103 Digital Signal Processing

Theory – Core

3 - - 15 20 5 - - 60 3

EC30109 Digital Circuits

Theory – Core

3 - - 15 20 5 - - 60 3

EC31102 Computer Architecture &

Operating System

Theory – MD

2 - - 15 20 5 - - 60 2

EC30306 Microcontroller & Applications

Lab

Lab – Core

- 2 - - - - 70 30 1

EC30307 Digital Signal Processing Lab

Lab – Core

- 2 - - - - 70 30 1

EC30308 Digital Communication

Lab

Lab – Core

- 2 - - - - 70 30 1

Page 14: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 11 of 79

Lab 4 Lab – PD

- 2 - - - - 70 30 1

EC30401 Comprehensive Viva Voce

Oral - - - - - - - - 100 2

TOTAL 14 8 2 22

***Based on Microcontroller & Applications and Digital Signal Processing

Page 15: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 12 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 6

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC30104 Electromagnetic Engineering

Theory - Core

3 - 1 10 20 5 5 - 60 4

EC30105 Analog Circuits

Theory – Core

3 - 1 10 20 5 5 - 60 4

EC30106 Power Electronics

Theory – Core

3 - - 15 20 5 - - 60 3

EC30107 Digital Integrated Circuits

Theory – Core

3 - - 15 20 5 - - 60 3

EC31103 Solar System and Solar Electricity

Theory – MD

2 - - 15 20 5 - - 60 2

EC30303 Analog Circuits

Lab – Core

- 2 - - - - 70 30 1

EC30309 Power Electronics Lab

Lab – Core

- 2 - - - - 70 30 1

EC30310 Digital Integrated Circuits Lab

Lab – Core

- 2 - - - - 70 30 1

Lab 4 Lab – PD

- 2 - - - - 70 30 1

Page 16: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 13 of 79

EC30402 Comprehensive Viva Voce****

Oral - - - - - - - - 100 2

TOTAL 14 8 2 22

**** Based on Power Electronicsand Digital Integrated Circuits

Page 17: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 14 of 79

Bansilal RamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC37301 Seminar Seminar - 4 - - - - - 70 30 2

EC37403 Mini Project

Project - 4 - - - - - 70 30 2

TOTAL - 8 - 4

T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC37302 Major Project - I

Project - 4 - - - - - 70 30 2

TOTAL - 4 - 2

Page 18: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 15 of 79

List of Professional Development courses (Lab)

Course Name Course code

Optimization Techniques EC33301

MATLAB Simulink and simulation tools EC33302

Configurable and reconfigurable computing EC33303

Linux Operating System EC33304

PIC Microcontroller EC33306

Digital Signal and Image Processing using Matlab EC33307

LATEX EC33308

Speech Processing EC33309

Real Time Signal Processing EC33310

Switch based Simulation EC33312

Wireless networks EC33313

PCB Design EC33314

Networking – Industrial Automation EC33315

Industrial Wireless Communication EC33316

Introduction to Medical Equipments EC33317

PLC Programming EC33318

FPGA Based System Design EC33319

Digital Circuit Design EC33322

Page 19: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 16 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 7

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC40101 Electronic Circuit Design

Theory - Core

3 - 1 10 20 5 5 - 60 4

EC421XX Elective $

Theory – Core

3 - 1 10 20 5 5 - 60 4

EC40103 Coding & Data Compression

Theory – Core

3 - - 15 20 5 - - 60 3

EC421XX Elective$$ Theory – Core

3 - - 15 20 5 - - 60 3

EC40301 Coding & Data Compression

Lab – Core

- 2 - - - - 70 30 1

EC423XX

Elective$$ Lab – Core

- 2 - - - - 70 30 1

TOTAL 12 4 2 16

$ Elective with tutorial

$$ Elective with Lab

Page 20: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 17 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 8

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC40104 Computer Networks

Theory - Core

3 - 1 10 20 5 5 - 60 4

EC421XX Elective$

Theory – Core

3 - 1 10 20 5 5 - 60 4

EC 41101 Embedded Systems

Theory – Core

3 - - 15 20 5 - - 60 3

EC421XX Elective$$ Theory – Core

3 - - 15 20 5 - - 60 3

EC41301 Embedded Systems

Lab – Core

- 2 - - - - 70 30 1

EC423XX Elective$$

Lab – Core

- 2 - - - - 70 30 1

TOTAL 12 4 2 16

$ Elective with tutorial

$$ Elective with Lab

Page 21: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 18 of 79

$ List of Electives with Tutorial

Course Name Course code

Artificial Intelligence EC42102

Pattern Recognition EC42103

High power semiconductor devices EC42127

Microwave Engineering EC42107

Artificial Neural Networks and Fuzzy Logic EC42110

Wireless Sensor Networks EC42111

Computer Vision EC42131

Speech and Vision Processing EC42132

Page 22: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 19 of 79

$$ List of Electives with Lab

Course Name Course code (Theory) Course code (Lab)

Fiber Optic Communication EC42104 EC42301

VLSI Design EC42105 EC42302

Digital Image Processing EC42106 EC42303

Audio-Video Engineering EC42112 EC42304

Advanced Power Electronics EC42113 EC42305

Bio-medical Electronics EC42114 EC42306

Mechatronics EC42130 EC42315

Page 23: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 20 of 79

BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)

666, Upper Indiranagar, Bibwewadi, Pune – 411 037.

FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014

Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC47301 Major Project - II

Project - 8 - - - - - 70 30 4

TOTAL - 8 - 4

Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module

Code Subject Type Teaching Scheme Assessment Scheme Credits

L P Tut. ISA ESA

Test 1 Test 2 HA Tut. CA ESE

EC47302 Major Project - III

Project - 12 - - - - - 70 30 6

TOTAL - 12 - 6

Page 24: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 21 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I

Design of Power Supplies (8 Hrs)

A. Linear regulated power supply design, design of crowbar and foldback protection

circuits, line filter, fuse selection, Positive, negative and dual power supply, floating

power supply.

Switched mode power supplies, forward, flyback, buck & boost converters, design of

transformers and control circuits for SMPS.

B. Design of programmable power supply.

Unit II (8 Hrs)

Design of Audio Amplifier

A. Selection of microphone, Signal conditioning; grounding, shielding and guarding

techniques; design of multistage amplifier, power amplifier; impedance matching, biasing

and stability issues, interfacing with loudspeaker; Volume control, Bass boost design,

graphic equalizer.

B. Design of Class D audio amplifier

Unit III

Discrete Circuit Design

(8 Hrs)

A. Switched capacitors- design issues and applications like DC to DC converters, filters,

ADC etc. Phase Locked Loop, Voltage Controlled Oscillator, applications like FM

detector, FSK demodulator, frequency multiplier. PLL IC 565

B. AM Detector

Unit IV (8 Hrs)

Introduction to RF Design

A. RF behaviour of passive components, Chip components and circuit board

considerations, scattering parameters, Analysis of amplifier using scattering parameter.

RF filter – Basic resonator and filter configurations – Butterworth. Implementation of

microstripfilter design. Band pass filter and cascading of band pass filter elements,

stability issues. RF amplifier design- Broad band, high power amplifiers, RF oscillator

design- stability and phase noise, LNA design, Mixers and receiver design, Use of Smith

Chart.

EC 40101 : ELECTRONICS CIRCUIT DESIGN

Page 25: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 22 of 79

B. ABCD parameters, Basic resonator and filter configurations – Chebyshev filters.

Receiver and transmitter design

Unit V (8 Hrs)

Reliability & Noise considerations in design of electronics circuits.

A. Introduction to reliability and quality, bath tub curve, MTBF, MTTR, failure rate,

causes of failure, maintainability, availability, techniques to enhance system reliability,

fault tree technique.

Noise: definition, noise reduction and interference eliminating methods, grounding,

shielding. Noise considerations in transistors and opamp.

B. EMI, EMC, ESD constraints in circuit design.

Text Books

1.“Reliability Engineering”, E.Balagurusamy, Tata McGraw Hill Publications

2.“Noise Reduction Techniques in Eletronics Circuits”, Henry Ott, John Wiley & Sons

3.“SMPS Design”, Abraham Pressman,

4.“Audio amplifier design handbook” Philips

5.“Radio Frequency Transistors-Principles & Practical Applications”, Norman Dye,

HelgeGranberg, Elsevier Science- Newnes

6.“Transistor Circuit Design”, Gerald Williams

7.“RF Circuit Design- Theory and Applications”, Reinhold Ludwig, PavelBretchko

Reference Books

1.“High Frequency Switching Power Supplies: Theory & Design”, George Chryssis,

2.“Solid State Radio Engineering”, Herbert Krauss, Charles Bostian, Frederick Raab,

John Wiley & Sons

3.Datasheets of regulated power supply IC, signal conditioning IC, graphic equalizer IC,

Tone control IC, RF transistor, PLL IC 565, etc

Course Outcomes:

The student will be able to-

1. Design power supplies.

2. Design an audio system on paper.

3. Explain switched capacitor circuits and Phase Locked loops.

4. Describe RF circuit behavior.

5. Describe reliability and noise reduction techniques in electronic circuit design.

Page 26: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 23 of 79

FF No. : 654 C

Tutorial Course Syllabus

ELECTRONICS CIRCUIT DESIGN

Credits: 01 Teaching Scheme: - Tutorial 1 Hrs/Week

List of Tutorial

1. To design a Linear regulated power supply.

2. To design a Linear regulated power supply.

3. To design a SMPS.

4. To design a SMPS.

5. To design a multi-stage amplifier.

6. To design an Audio amplifier.

7. To design an Audio amplifier.

8. To design a circuit using switched capacitor.

9. To design a circuit using PLL.

10. To study Smith Chart.

11. To design an RF amplifier.

12. To design an RF amplifier.

Page 27: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 24 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I

Information Theory & Source Coding (8 Hrs.)

A. Introduction, Information & Entropy, Probability & Markov models; Uniquely decodable

codes, Prefix codes, Source Coding Theorem, Shannon Fanon, Huffman codes

B. Discrete Memory less Channel & Mutual Information

Unit II

Huffman Coding (8Hrs.)

A. Optimality of Huffman Codes, Extended Huffman codes, Adaptive Huffman codes,

Golomb& Rice codes, Applications of Huffman coding

B. Linear Block Codes, Trellis Codes, Cyclic codes, Convolution Codes, Viterbiidecoding,

Channel capacity and coding allocations

Unit III

Lossless Coding (10 Hrs.)

A. Arithmetic Coding, adaptive arithmetic coding, Dictionary Techniques- Static & Adaptive

Dictionary, Lempel Ziv Approaches- LZ77, LZ78, LZW, File Formats- Graphic Interchange

Format(GIF), Portable Network Graphics (PNG)

B. Applications– Lossless image compression, text compression, Audio Compression

Unit IV

Scalar & Vector Quantization (7 Hrs.)

A. Uniform Quantizer, Adaptive Quantizer – Forward & Backward adaptive quantizer,

Jayantquantizer, non-uniform quantizer, vector quantization, Trellis coded quantization

B. Advantages of vector quantization over scalar quantization, Linde-Buzo-Gray (LBG)

algorithm, application of LBG algorithm to image compression

Unit V

Transform coding (7 Hrs.)

A. Necessity of transforms, Discrete Cosine, Sine, Walsh, Hadamard transform, KL

transform, Quantization and coding of transform coefficients, JPEG image compression.

B. Applications– Lossy image compression, Audio & Video Compression, Modified Discrete

Cosine Transform (MDCT)

EC 40103 :CODING AND DATA COMPRESSION

Page 28: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 25 of 79

Text Books

1.Simon Hyakins , ‘Communication systems’, Wiley Publications, 4th

edition

2. Khalid Sayood , ‘Introduction to Data Compression’, Elsvier publication, 3rd

edition,

3.Graham Wade, ‘Coding Techniques – Introduction to compression & Error control’,

Palgrave Publications

Reference Books

1. Ranjan Bose, ‘Information Theory & cryptography’, Tata McGraw Hill, 2002/2006

2. Saloman D, ‘Data compression – Complete reference ‘ , springer verlag, 3rd

edition

3. Levis W.J. , ‘Data compression ‘ . Springer , 2nd

edition

4.Nelson Mark . Gaily . Jean , Loup , ‘Data Compression book’ , BPB publication, 2nd

edition

Course Outcomes:

The student will able to-

1. Explain various lossless and lossy compression methods.

2. Calculate the effect and efficiency of data compression algorithms

3. Apply compression algorithms to text, signal and image.

Page 29: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 26 of 79

FF No. : 654 B

Laboratory Course Syllabus

Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week

List of Practicals

1. Linear Block Coding/ Convolution Coding

2. Unique Decodability Test

3. Huffman Coding.

4. Golomb Coding

5. Arithmetic Coding

6. Lempel Ziv-77

7. Uniform Quantizer

8. JayantQuantizer

9. Discrete Cosine Transform

10. Miniproject

Course Outcomes:

The student will able to-

1. Implement various lossless and lossy compression methods.

2. Apply text, signal and image compression techniques to specific application.

EC 40301 : CODING AND DATA COMPRESSION

Page 30: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 27 of 79

FF No. : 654 A

Theory Course Syllabus

Unit I (06 hr)

Network Architecture and OSI reference model

A. Introduction to Computer Networks, Topologies, Types of Networks, Layered

Architecture of Computer Networks, OSI reference model, functions of each

layer.

B. Transmission Media: Guided media and Unguided media

Unit II (10 hr)

TCP/IP Protocol Suite

A. Introduction, Layers of TCP/IP protocol suite: Physical and Data Link Layers,

Network Layer: Addressing, Ipv4 Addresses, Transport Layer: Process-to-Process

Delivery, UDP, TCP, Application Layer: DNS, email, FTP,WWW and HTTP.

B. Overview of IPv6

Unit III (08 hr)

Local Area Networks

A. Introduction to Local Area Networks, IEEE Standards for LANs, Wired LANs,

Wireless LANs: IEEE 802.11, Channel Access Methods, Fast Ethernet, Gigabit

Ethernet.

B. LAN Components: NIC, HUB, Switch, Bridge, Router, Gateway.

Unit IV (08 hr)

Wide Area Networks

A. Introduction to Wide Area Networks, SONET/SDH, Frame Relay, ATM,

Wireless WANs. Congestion Control

B. Routing Algorithms.

Unit V (08 hr)

Network Management &Secuirity

A. Network Management System, Simple Network Management protocol,

Cryotography, Network Secuirity.

EC 40104 : COMPUTER NETWORK

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Page 31: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 28 of 79

B. Encription , Decryption Algorithms

Text Books

1. Computer Networks (3rd edition), Tanenbaum Andrew S., International edition,

2. Data communication and networking (4th

edition), Behrouz A Forouzan,

McGraw – Hill.

Reference Books

1. Data and computer communication by William Stallings.

2. Computer Networking , James kurose& Keith Ross. , Low Price Edition.

Course Outcomes:

The student will be able to-

1. Describe OSI reference Model.

2. Analyse the TCP/IP Protocol Suite.

3. Design Local Area Networks.

4. Describe the Wide Area Networks.

5. Describe management functions and security algorithms

Page 32: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 29 of 79

FF No. : 654 C

Tutorial Course Syllabus

COMPUTER NETWORK

Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week

List of Tutorials

1. Basic media/ channel used in Computer networks.

2. Cable and connectors prepration

3. LAN card

4. Network components

5. LAN MAN architecture

6. Design of Network

7. Sliding window protocol

8. Dial up modems

9. Web Server FTP server

10. Mini projects based on course

Text Books

1. Computer Networks (3rd edition), Tanenbaum Andrew S., International edition,

2. Data communication and networking (4th

edition), Behrouz A Forouzan, McGraw

– Hill.

Reference Books

1. Data and computer communication by William Stallings.

2. Computer Networking , James kurose& Keith Ross. , Low Price Edition.

Page 33: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 30 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I

(8 Hrs)

Embedded System Architecture

A.Introduction, History, Application of embedded systems, Hardware and software

architecture ,Processor selection for Embedded System, Memory Architecture and IO

devices , Interrupt Service Mechanism ,Context switching, Device Drivers

B. Recent trends in embedded systems.

Unit II (8 Hrs)

Embedded processors

A.ARM Processor: Architecture and Programming: RISC and CISC , ARM organization

, ARM Programmers model , operating modes , Exception Handling , Nomenclature.

Introduction to ARM instruction set

B. ARM Core Extensions

Unit III (8 Hrs)

Protocols

A. Bluetooth , Wireless Ethernet ,MODBUS, CAN and USB

B. Applications of protocols

Unit IV

(8 Hrs)

Real Time Operating System

A. Architecture of the kernel , Task scheduler , ISR , Semaphores , Mailbox , Message

queues , Pipes , Events , Timers , Memory Management .

B. RTLinux architecture and specifications

Unit V (8 Hrs)

System Design Techniques

A. Design goals ,Development strategies ,software development, crosss compilation and

code generation, porting to the final target system, generation of test modules, Target

hardware testing ,future techniques, relevance to more complex design, the need for

emulation Examples- Burglar alarm system, Set Top box, Smart card

B. Automobile electronic

EC41101 : EMBEDDED SYSTEMS

Page 34: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 31 of 79

Text Books

1. Raj Kamal ,”Embedded Systems “ TMH

2. Slossetal ,”ARM Developers Guide”.

Reference Books

1 Dr. K.V.K.K. Prasad “Embedded / Real Time Systems” Dreamtech

2 Iyer , Gupta “ Embedded Real systems programming “ TMH.

3 Steve Heath “ Embedded System Design “ Neuwans.

4 FrankVahid , “Embedded System Design.

Course Outcomes:

The student will be able to-

1. Explain embedded system architecture.

2. Explain architecture of ARM processor.

3. Compare communication protocols used in embedded applications.

4. Relate RTOS kernel functions with general purpose OS functions.

5. Design embedded system such as burglar alarm, Set top box and smart card.

Page 35: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 32 of 79

FF NO. : 654 B

Laboratory Course Syllabus

Credits: 02 Teaching Scheme: - Practical 2 Hrs/Week

List of Practicals

1. Interfacing LED to LPC2294

2. Interfacing Seven Segment to LPC2294

3. Interfacing 4X4 Matrix Keyboard to LPC2294

4. Interfacing 2X16 LCD in 4bit Mode to 2294

5. LPC 2294 Serial Communication

6. LPC 2294 ADC

7. Power Down Mode of LPC2294

8. Interfacing LCD and Keyboard to LPC2294 with RTOS

9. Task scheduling with priority using RTOS functions

10. Implementation of semaphore for given task switching using RTOS

Course Outcomes:

The student will be able to

1. Interface peripheral devices with ARM 7 processor.

2. Program peripheral devices with ARM7 processor.

3. Analyze RTOS kernel functions.

EC41301 : EMBEDDED SYSTEMS

Page 36: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 33 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit 1 :

Introduction To Artificial Intelligence (6+1Hrs)

A) AI task domain, problem representation in AI, Problem characteristics.

B) Game playing using AI.

Unit 2 : (9+1Hrs)

Searching Techniques

A) A.I. search process, non-heuristic and heuristic search techniques, ,constrain satisfaction

and their applications.

B) Min-max search procedure.

Unit 3 : (8+1Hrs)

Knowledge Representation

A) Hierarchy of knowledge, types of knowledge, knowledge representation, methods for

knowledge representation, predicate logic, Problems on predicate logic.

B) Introduction to PROLOG.

Unit 4 : (8+1Hrs)

Planning

A) Components of planning system, goal stack planning technique.

B)Nonlinear Planning using Constraint Posting.

Unit 5: (9+1Hrs)

AI Tools A) Expert System Shells,

Explanation, and Knowledge Acquisition.Human expert behaviors, Expert system

components, structure of expert system, the production system, how expert system work and

Expert system development for particular application.

Natural language processing: Introduction, Syntactic Processing, Semantic Analysis,

Discourse and Pragmatic Processing.

Architectures and functions in ANN, various learning rules.Building an ANN.

B)Building an Expert System

EC42102 : ARTIFICIAL INTELIGENCE

Page 37: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 34 of 79

Text Books:-

1. Elain Rich and Kerin Knight, “Artificial Intelligance”

2. Elements of Artificial Neural Networks - by KishanMehrotra, Chilukurik. Mohan,

Sanjay RankaPenram International Publishing (India) Pvt. Ltd. Second edition,

Reference Books:-

1. Eugane. Charniak, Frew, “Introduction to Artificial Intelligance”, McDermott

2. KishanMehrotra, Sanjay Rawika, K. Mohan, “Arificial Neural Network”

3. RajendraAkerkar, “Introduction to Artificial Intelligance”, Prentice Hall Publication

4. Relevant IEEE papers.

Course Outcomes:

The student will be able to-

1. Identify real world problems of AI domain.

2. Write algorithms for searching techniques.

3. Describe real world problem in symbolic form.

4. Develop an expert system.

Page 38: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 35 of 79

FF No. : 654 C

Tutorial Course Syllabus

ARTIFICIAL INTELIGENCE

Credits: 01 Teaching Scheme: - Tutorial 1 Hrs/Week

List

1. To study of any game playing using non heuristic search technique.

2. To study of Eight tile puzzle.

3. To study of heuristic search technique like A*.

4. To study of heuristic search technique like AO*.

5. To study of heuristic search technique like Hill Climbing.

6. Neural network architecture for character recognition..

7. Neural network architecture for pattern classification or clustering application.

8. Build an Expert System.

9. Mini-project (Individual task).

Text Books

1. Elain Rich and Kerin Knight, “Artificial Intelligence”

2. Roberts, “Artificial Intelligence”

Page 39: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 36 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit 1: Probability and Statistics for Pattern Recognition: (6 Hrs.)

Part A: Pattern recognition systems, design cycle, learning and adaptation. Case

studies of Pattern recognition

Part B: Statistical and syntactic pattern recognition

Unit 2: Bayesian decision theory & Optimal classifiers: (8 Hrs.)

Part A: Classification problem, classification error, Bayes minimum error classifier,

Bayes minimum risk classifier, discriminent functions and decision surfaces

Part B: discriminent functions and decision surfaces – multidimensional case for

distributions

Unit 3: Parametric and Non-parametric estimation : (9 Hrs.)

Part A: Parametric estimation of probability density functions, non parametric

estimation of probability density functions, Parzen windows, k-nearest neighbor classifier

Part B: implementation of Parzen windows for estimation

Unit 4: Linear Discriminent functions & classifiers: (9 Hrs.)

Part A: Properties of linear classifiers, linearly separable training samples, perceptron

criterion and algorithm, minimum squared error criterion, Support vector machines

Part B: Fisher’s linear discriminant

Unit 5: Unsupervised learning & Clustering: (8 Hrs.)

Part A: Unsupervised learning & Clustering, Stages in clustering , hierarchical

clustering, partitional clustering

Part B: Expectation-maximization(EM) algorithm

Text Books:

1. ‘ Introduction to Pattern Recognition’ – Theodoridis, Koutrombas, Academic Press,

3rd

Edition

2. ‘ Pattern Classification’ – R.O.Duda, P.E. Hart, G.G.Stork , John Wiley and sons,

2004

EC42103 : PATTERN RECOGNITION

Page 40: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 37 of 79

3. ‘Pattern Recognition & Machine Learning’ – C.M.Bishop, Springer, 2006

Course Outcomes:

The student will be able to-

1. Explain the process of Pattern Recognition.

2. Apply probability theory to estimate classifier performance.

3. Describe the principles of parametric and non parametric classification methods.

4. Compare pattern classifications and pattern recognition techniques.

5. Apply Pattern Recognition techniques to real world problems such as image analysis,

character recognition, etc.

Page 41: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 38 of 79

FF No. : 654 C

Tutorial Course Syllabus

PATTERN RECOGNITION

Credits: 01 Teaching Scheme: - Tutorial 1 Hrs/Week

List of Contents

1. Concept of pattern recognition and Machine perception.

2. Analysis of Bayesian Decision theory continuous features

3. Analysis of Bayesian Decision theory discrete features

4. Analysis of Maximum-Likelihood estimation

5. Study of different Classification methods.

6. Analysis of Neighbour method-1

7. Analysis of Neighbour method- 2

8. Analysis of Linear discriminant function

9. Analysis of Support vector machines

10. Analysis of Algorithms for clustering-1

11. Analysis of Algorithms for clustering -2

12. Analysis of cluster validation

Text Books

1. Pattern Classification, R.O.Duda, P.E.Hart and D.G.Stork, John Wiley, 2001

2. Pattern Recognition, S.Theodoridis and K.Koutroumbas, 4th Ed., Academic Press, 2009

Reference Books

1. Pattern Recognition and Machine Learning, C.M.Bishop, Springer, 2006

Page 42: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 39 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03

Teaching Scheme: - Theory 3 Hrs/Week

Unit I (8 Hrs)

Transport Physics

A. Intrinsic silicon mobility -Temperature dependence and Electric field dependence Intrinsic

silicon resistivity, SRH recombination , Auger recombination, Lifetime control

B. Band-gap narrowing

Unit II (8 Hrs)

Breakdown Voltage

A. Drift Region, Avalanche breakdown, ,Punch Through & Non Punch Through , Edge

terminations

B. Bevel edge termination

Unit III (8 Hrs)

Bipolar Semiconductor Devices

A. PiN rectifier, Introduction to Junction Barrier Controlled Schottky (JBS) rectifier and

Merged PiNSchottky (MPS) rectifier, Power bipolar junction transistor

B. Darlington power transistor

Unit IV

8 Hrs)

Power MOSFET

A. Detail conduction characteristic, Switching performance, Planar structure of power

MOSFET, Introduction to Diffusion Metal Oxide Semiconductor (DMOS), Lateral Diffused

Metal Oxide Semiconductor (LDMOS), UMOS(U shape MOS), Vertical MOS (VMOS)

B. Silicon carbide MOSFET

EC42127 : HIGH POWER SEMICONDUCTOR DEVICES

Page 43: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 40 of 79

Unit V (8 Hrs)

Novel Devices

A. IGBT - Planar IGBT and Trench IGBT, Introduction to Power devices - MOS-Controlled

Gate Turn-Off Thyristor (MOS-GTO), MOS-Controlled Thyristor (MCT), Emitter Switched

Thyristor (EST) , Base Resistance controlled Thyristor (BRT), Use of wide band-gap

semiconductor in power devices.

B. Performance comparison of Insulated Gate Bipolar Transistor (IGBT), Base Resistance

controlled Thyristor (BRT), Emitter Switched Thyristor (EST)

Text Books

3. “Power Semiconductor Devices”, B JayantBaliga, Thomson Course Technology, 2004

Reference Books

1. “Power Electronics: Converter, Applications and Design” Ned Mohan, John Wiley &

Sons, Inc. 2003

Course Outcomes:

The student will be able to-

1. Analyse Shockley-Read-Hall (SRH) Generation and Recombination processes in a

semiconductor.

2. Differentiate between Zener and Avalanche Breakdown.

3. Identify the type of termination technique used in a power device.

4. Draw energy band diagram for Metal-Oxide-Semiconductor (MOS) structure.

5. Compute threshold voltage of a MOSFET.

6. Relate the output resistance of IGBT to symmetric or asymmetric structure.

Page 44: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 41 of 79

FF No. : 654 C

Tutorial Course Syllabus

HIGH POWER SEMICONDUCTOR DEVICES

Credits: 01 Teaching Scheme:-Tutorial 1 Hr/Week

List of Tutorials

1. Temperature dependence of silicon mobility

2. Life time control

3. Breakdown voltage of PTNT structure

4. On state losses for PiN rectifier

5. Quasi saturation of BJT

6. Kirk current density for BJT

7. Threshold voltage of power MOSFET

8. Drift region resistance of Laterally Diffused Metal Oxide Semiconductor

(LDMOS)

9. Drift region of symmetric IGBT

Text Books

1. “Power Semiconductor Devices”, B JayantBaliga, Thomson Course Technology, 2004

2. “Solar Energy: Principles of Thermal Collection and Storage”, S P Sukhatme, J K Nayak,

Tata McGraw Hill Publishing, New Delhi

References

1. “Power Electronics: Converter, Applications and Design” Ned Mohan, John Wiley &

Sons, Inc. 2003

2. “Solar Energy: Fundamentals, Design, Modeling and Applications” G N TiwariNarosa

Publishing House

Page 45: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 42 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I

(6+1 Hrs)

MICROWAVE TRANSMISSION LINES

A. Overview of Microwave communication : Microwave communication system ,

Advantages and applications of Microwaves. Rectangular Waveguides – TE/TM mode

analysis, Expressions for Fields, Characteristic Equation and Cut-off Frequencies, Dominant

Modes. Mode Characteristics – Phase velocity and Group Velocity. Power Transmission and

Power Losses in Rectangular Waveguide.

B.CircularWaveguides : Introduction, Nature of fields, Characteristic Equation, Dominant

mode, Impossibility of TEM mode.

Unit II (8+1 Hrs)

WAVEGUIDE COMPONENTS AND APPLICATIONS

A. Cavity Resonators– Introduction, Rectangular and Cylindrical Cavities, Dominant Modes

and Resonant Frequencies, Q factor and Coupling Coefficients.

Waveguide Multiport Junctions – E plane Tee, Magic Tee.

Ferrite Components – Gyrator, Isolator. Scattering Matrix– Significance, Formulation and

Properties. S Matrix Calculations for E plane, Magic Tee, Gyrator& Isolator.

B. Study H-plane, Directional Coupler, Circulator & find out S Matrix Calculations for H-

plane, Directional Coupler, Circulator.

Unit III (10+1 Hrs)

MICROWAVE TUBES

A.Limitations and Losses of conventional tubes at microwave frequencies. Microwave tubes

– O type and M type classifications.

i) O-type tubes : 2 Cavity Klystrons – Structure,Velocity Modulation Process and Applegate

Diagram, Bunching Process , Expressions for o/p Power and Efficiency. HELIX TWTS:

Significance, Types and Characteristics of Slow Wave Structures; Structure of TWT ,

Expressions for o/p Power and Efficiency.

ii)M-type Tubes Introduction, Cross-field effects, Magnetrons – Different Types, 8-Cavity

Cylindrical Travelling Wave Magnetron – Hull Cut-off, Modes of Resonance and PI-Mode

Operation, o/p characteristics.

Travelling Wave Magnetron – Hull Cut-off, Modes of Resonance and PI-Mode Operation,

o/p characteristics.

B. Reflex Klystrons – Structure, Applegate Diagram and Principle of working, Mathematical

Theory of Bunching, Power Output, Efficiency, Oscillating Modes and o/p Characteristics.

EC42107 : MICROWAVE ENGINEERING

Page 46: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 43 of 79

Unit IV (8+1 Hrs)

MICROWAVE SOLID STATE DEVICES

A. Principle, Construction, Characteristics and applications of Gunn Diode , Tunnel Diode,

PIN diode,Varactor diode, MASER.

B Principle, Construction, Characteristics and applications of PIN diode, IMPATT and

TRAPATT.

Course Outcomes:

The student will be able to-

1. Analyze microwave channel mathematically.

2. Analyze microwave components mathematically.

3. Interpret microwave sources mathematically.

4. Describe structure, characteristics and applications of Microwave solid state devices.

5. Apply knowledge of Microwave Engineering to design a communication system.

Unit V (8+1 Hrs)

REAL WORLD APPLICATIONS OF MICROWAVE ENGINEERING

A. Study of Microwave engineering such as in

i) Radars

ii) Communication

iii) Industrial applications

B. Microwave Power Measurement – Bolometer Method. Measurement of Attenuation,

Frequency, VSWR, Cavity Q. Impedance Measurements

.

Text Books

1. Microwave Devices and Circuits – Samuel Y. Liao, PHI, 3rd Edition .

2. Micro Wave and Radar Engineering – M. Kulkarni, Umesh Publications

Reference Books 1.Elements of Microwave Engineering – R. Chatterjee, Affiliated East-West Press Pvt.

Ltd., New Delhi, 1988.

2. Microwave Engineering Passive Circuits – Peter A. Rizzi, PHI, 1999.

Page 47: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 44 of 79

FF No. : 654 C

Tutorial Course Syllabus

Credits: 01 Teaching Scheme: - Tutorial 1 Hr/Week

Teaching Scheme: - Tutorials 1 Hrs/Week

1. Study of Microwave components.

2. Derive the expressions for Waveguide parameters.

3. Mathematical analysis of Reflex klystron.

4. Study the characteristics of Reflex klystron.

5. Study the domain formation in Gunn diode.

6. Study V-I characteristics of Gunn diode.

7. Calculate Scattering matrix for Magic Tee.

8. Study port parameters of Magic Tee.

9. Study construction details of Circulator.

10. Calculate port parameters of Circulator.

11. Calculate Directivity, Coupling factor and insertion loss for 10 dB / 20 dB Directional

Coupler.

12. Plot radiation pattern of Horn antenna.

MICROWAVE ENGINEERING

Text Books

1. Microwave Devices and Circuits – Samuel Y. Liao, PHI, 3rd Edition .

2. Micro Wave and Radar Engineering – M. Kulkarni, Umesh Publications

Reference Books 1.Elements of Microwave Engineering – R. Chatterjee, Affiliated East-West Press Pvt.

Ltd., New Delhi, 1988.

2. Microwave Engineering Passive Circuits – Peter A. Rizzi, PHI, 1999.

Page 48: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 45 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit 1 (04Hrs)

Introduction to ANN :-

PART (A) History of Neural networks, Neural net architecture, Neural learning, Evaluation

of networks, Implementation.

PART (B) Applications of neural networks.

Unit 2 (10Hrs)

Supervised Learning

PART (A) Perceptions, Linear separability, preceptron training algorithms, modifications,

Support vector machines, Multilevel discrimination, back propagation algorithm. Adaptive

multilayer networks, predication networks, Polynomial Networks.

PART (B) Radial basis functions, probabilistic networks.

Unit 3 (12Hrs)

Unsupervised & Associative Learning

PART (A) Winner-Takes –All network, Learning vector quantization, counter propagation

networks, Adaptive Resonance theory, Topological Organized networks ,Distance based

learning,Max Net, Competitive Net. Associative non iterative procedures for association, Hop

field networks ,Optimization, Learning using Hopfield networks, Brain state in a box

network.

PART (B) Principal Component Analysis, Boltzman machines, Hetero-associators

Unit 4 (08Hrs)

Evolutionary Optimization

PART (A) Optimization and search, Evolutionary Computation, Evolutionary Algorithms for

training neural networks, Learning connection weights, Learning architectures.

PART (B) Hybrid evolutionary Approaches.

Unit 5 (06Hrs)

Fuzzy Logic

PART (A) Fuzzy sets and fuzzy rules, Fuzzy relations, Properties of Fuzzy sets, Fuzzy

graphs , Fuzzy numbers, Functions with Fuzzy arguments, Arithmetic operations on fuzzy

numbers.

PART(B) Applications of fuzzy logic.

EC42110: ARTIFICIAL NEURAL NETWORKS AND FUZZY LOGIC

Page 49: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 46 of 79

Text books

1.Elements of Artificial Neural Networks - by KishanMehrotra, Chilukurik. Mohan, Sanjay

RankaPenram International Publishing (India) Pvt. Ltd. Second edition,

2.Fuzzy Logic by John Yen,RezaLangari, Pearson Educations, First edition.

Reference books

1. Neural Network and Fuzzy system by Bart Kosko, John c. Burgess.

2. Fundamental of Artificial Neural Networks. By M.H. Hassoun.

3. Introduction to Artificial Neural Network system by M.Zurada.

4. Relevant IEEE Papers.

Course Outcomes:

The student will be able to-

1. Solve problems using supervised, unsupervised, associative learning techniques.

2. Solve real word problem using fuzzy logic.

Page 50: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 47 of 79

FF No. : 654 C

Tutorial Course Syllabus

Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week

To build and test following Neural Networks:

1) Perceptron Neural Network.

2) Hebbin Neural Network.

3) Hamming Neural Network.

4) Hanning Neural Network.

5) McCulloach Pitts Neural Network.

6) Back propagation Neural Network.

7) Max Net Neural Network.

8) Competitive Neural Network.

9) Mini project.

Text books

1. Elements of Artificial Neural Networks - by KishanMehrotra, Chilukurik. Mohan, Sanjay

RankaPenram International Publishing (India) Pvt. Ltd. Second edition,

2. Fuzzy Logic by John Yen,RezaLangari, Pearson Educations, First edition.

Reference books

1. Neural Network and Fuzzy system by Bart Kosko, John c. Burgess.

2. Fundamental of Artificial Neural Networks. By M.H. Hassoun.

3. Introduction to Artificial Neural Network system by M.Zurada.

4. Relevant IEEE Papers.

ARTIFICIAL NEURAL NETWORKS AND FUZZY LOGIC

Page 51: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 48 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I (8 Hrs)

Introduction and Wireless Sensor Networks (WSN) Infrastructure

A. Introduction, Sensor Network Concept, WSN Constraints and Challenges, WSN

Applications, WSN development stage – deployment, localization and tracking, Data

Communication. Design of sensor motes, low power WSN, Clustering, and Topology control.

B. WSN Applications

Unit II (8 Hrs)

Localization and Sensor - Medium Access Control

A. Sensor management and Bayesian networks, Time Synchronization, Types of

Localization, Key assumptions, Localization algorithms, IEEE 802.11 standard, IEEE

802.15.4 standard. Fundamentals of MAC protocols

B. MAC protocols like S-MAC, P-MAC, Z-MAC, T-MAC, L-MAC etc,

(Swapped the underlined topics in Part A& B)

Unit III (8 Hrs)

Routing protocols for WSN and Network simulators

A. Delaunay triangulation,Prim’s algorithm, Euclidean minimum spanning tree, DSR

algorithm, Introduction to Network simulators

B. Network Simulators TinyOS, Nes C, TOSSIM, NS-2, NS-3, Qualnet

(Shifted a topic of Part A into Part B. The earlier topic of Part B is removed since it is

covered in tutorials.)

Unit IV (8 Hrs)

Security Issues in WSN

A. Attacks in WSN, Wormhole attack, DOS attack, Sybil attack, Sinkhole attack, Phantom

Nodes, Methods for increasing immunity to attacks, Effect of attacks on QoS

B. Countermeasures to sustain the attacks in WSN

Unit V (8 Hrs)

Performance and traffic management in WSN

A. Introduction to Convex Optimization, Optimizing Placement and location of Sensor Nodes

Performance modeling – Traffic model, Energy model etc, Performance Metrics,

EC 42111 : WIRELESS SENSOR NETWORKS

Page 52: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 49 of 79

Computation of WSN system life span. Critical analysis of IEEE papers on ad-hoc wireless

sensor networks.

B. Modification of energy models to suit the various operating environments of WSN.

Text Books

1. “Wireless Sensor Networks – Technology, Protocols & Applications”, Kazem

Sohraby, Daniel Minoli, TaiebZnati, Wiley Publication.

2. “Wireless Sensor Networks- An Information Processing Approach”, Feng Zhao,

Leonidas Guibas. Elsevier.

3. “Convex Optimization”, Stephen Boyd, LievenVandenberghe, Cambridge University

Press.

Reference Books

1. IEEE papers on MAC protocols.

2. IEEE papers on Attacks in WSN.

3. “Getting started with ns-2” http://nsnam.isi.edu

4.“NS by example” http://nile.wpi.edu/NS/menu.html

5. IEEE papers on Localization Algorithms

Course Outcomes:

The student will be able to-

1. Design WSN nodes.

2. Design a basic WSN system.

3. Simulate basic WSN routing scenario in ns-2.

4. Explain security issues in WSN.

Page 53: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 50 of 79

FF No. : 654 C

Tutorial Course Syllabus

WIRELESS SENSOR NETWORKS

Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week

List of Contents

1. Installation of Linux.

2. Installation of Linux.

3. Installation of ns-2 network simulator.

4. Installation of ns-2 network simulator.

5. Simulation of 2-node topology.

6. Simulation of Link break – make.

7. Simulation of shared link communication.

8. To generate a trace file & study its contents.

9. To create output files for XGraph.

10. To generate node movement and traffic connection files for large wireless scenarios.

11. To design a wireless sensor node.

Text Books

1. “Wireless Sensor Networks – Technology, Protocols & Applications”,

KazemSohraby, Daniel Minoli, TaiebZnati, Wiley Publication.

2. “Wireless Sensor Networks- An Information Processing Approach”, Feng Zhao,

Leonidas Guibas. Elsevier.

Reference Books

1. IEEE papers on MAC protocols.

2. IEEE papers on Attacks in WSN.

3. “Getting started with ns-2” http://nsnam.isi.edu

4. “NS by example” http://nile.wpi.edu/NS/menu.html

Page 54: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 51 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I (8 Hrs)

Introduction To Computer Vision

A. Human Vision System; Computer Vision System; Camera Geometry

Fundamentals

B. Common Probability Distributions; Fitting Probability Models

Unit II (8 Hrs)

Image Formation and Image Preprocessing

A. Geometric primitives and transformations; Photometric image formation; The digital

camera; Point Operators; Linear Filtering; Neighborhood Operators; Pyramids and

Wavelets

B. Fourier Transforms; Geometric transformations

Unit III (8 Hrs)

Feature Detection and Extraction

A) Feature detection; Feature Descriptors; Feature Matching; Feature Tracking; Low

Level Feature Extraction; Feature Extraction by Shape Matching

B) Hough Transform; Edge Linking

Unit IV (8 Hrs)

Object Recognition, Segmentation and Classification

A. Global Methods; Active Contours; Split and Merge; Mean Shift and Mode Finding;

Normalized Cuts ; Support Vector Machine; Histogram of Oriented Gradients;

Adaboost classifiers

B. Graph cuts and energy-based methods

Unit V (8 Hrs)

Dense Motion Estimation

A. Triangulation; Two-frame structure from motion; Factorization; Bundle

adjustment; Translational alignment; Parametric motion; Spline-based motion;

Optical flow ; Tracking

B. Constrained structure and motion; Layered motion; Stereo Vision

EC42131 : COMPUTER VISION

Page 55: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 52 of 79

Text Books

1. “Computer Vision: Algorithms and Applications”, Richard Szeliski, Springer

2. “Computer Vision-A Modern Approach”, Forsyth, Ponce, Low Price Edition, Pearson

Education. 3. “Computer Vision and applications-A Guide for Students and Practitioners”, Bernd

Jahne and Host HauBecker, Elsevier

Reference Books

1. “Image Processing, Analysis, and Machine Vision”, Milan Sonka, Vaclav Hlavac,

Roger Boyle, Thomson Learning

2. "Computer and Robot Vision", Robert Haralick and Linda Shapiro, Vol I, II, Addison-

Wesley, 1993. 3. “Computer Vision”, Dana H Ballard and Christopher M. Brown, Prentice Hall

Course Outcomes:

The student will be able to-

1. Compare human and computer vision system.

2. Explain camera geometry fundamentals and image formation.

3. Develop feature vectors for object detection purpose.

4. Choose algorithm for object recognition, segmentation and classification, motion

estimation.

Page 56: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 53 of 79

FF No. : 654 C

Tutorial Course Syllabus

COMPUTER VISION

Credits: 01 Teaching Scheme: - Tutorial 1 Hr/Week

List of Tutorials

1. To study contrast adjustment of a given image

2. Fixed and adaptive thresholding of an image

3. Image denoising

4. 2-D spatial transformation to image

5. Implementation of filters - averaging / linear / non-linear / Gaussian / Butterworth

6. Detection of an edge / curvature in a given image and curve fitting

7. Implementation of SURF / SIFT / HOG / edgelet / shapelet detector

8. Object detection using Hough transform / Template matching

9. Object classification using SVM / Adaboost classifier

10. Object tracking using Kalman filter approach

Text Books

1. “Computer Vision: Algorithms and Applications”, Richard Szeliski, Springer

2. “Computer Vision-A Modern Approach”, Forsyth, Ponce, Low Price Edition,

Pearson Education.

3. “Computer Vision and applications-A Guide for Students and Practitioners”,

Bernd Jahne and Host HauBecker, Elsevier

Reference Books

1. “Image Processing, Analysis, and Machine Vision”, Milan Sonka, Vaclav Hlavac,

Roger Boyle, Thomson Learning

2. "Computer and Robot Vision", Robert Haralick and Linda Shapiro, Vol I, II,

Addison-Wesley, 1993.

3. “Computer Vision”, Dana H Ballard and Christopher M. Brown, Prentice Hall

Page 57: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 54 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I: Speech processing concepts ( 8Hrs )

A. The speech production mechanism, Discrete time speech signals, Pole-Zero modeling

of speech ,relevant properties of the fast Fourier transform for speech recognition,

convolution, linear and non linear filter banks, spectral estimation of speech using

DFT.

B. Linear Prediction analysis of speech.

Unit II : Speech recognition ( 8 Hrs)

A. Real and Complex Cepstrum, application of cepstral analysis to speech signal, feature

extraction for speech, static and dynamic feature for speech recognition, robustness

issues, discrimination in the feature space, feature selection, MFCC, LPCC, Distance

measures, vector quantization models.

B. Gaussian Mixture model, HMM.

Unit III: Basics of Video Processing (8 Hrs)

A. Video formation, perception and representation: Principle of color video, video

cameras, video display, pinhole model, CAHV model, Camera motion, Shape model,

motion model, Scene model, two dimensional motion models.

B. Three Dimensional Rigid Motion, Approximation of projective mapping.

Unit IV: Motion estimation Techniques (8 Hrs)

A. Optical flow, motion representation, motion estimation criteria, optimization methods,

pixel based motion estimation, Block matching algorithm, gradient Based, Intensity

matching, feature matching, frequency domain motion estimation, Depth from

motion.

B. Motion analysis applications: Video Summarization, video surveillance.

Unit V: object tracking and segmentation ( 8Hrs)

A. 2D and 3D video tracking, blob tracking, kernel based counter tracking, feature

matching, filtering Mosaicing, video segmentation, mean shift based, active shape

model, video short boundary detection.

B. Interframe compression, Motion compensation,

EC42132: SPEECH AND VIDEO PROCESSING

Page 58: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 55 of 79

Text Books:

1. Digital Video processing, A Murat Tekalp, Prentice Hall.

2. Fundamentals of Speech recognition – L. Rabiner and B. Juang, Prentice Hall signal

processing series

3. Discrete-time speech signal processing: principles and practice, Thomas F. Quatieri,

Coth.

4. Video Processing and Communications, Yao Wang, J. Osternann and Qin Zhang,

Pearson Education

Reference Books:

1. “Speech and Audio Signal Processing”, B.Gold and N. Morgan, Wiley.

2. “Digital image sequence processing, Compression, and analysis”, Todd R. Reed, CRC

Press

3 “Handbook of Image and Video processing”, Al Bovik, Academic press, second Edition

Course Outcomes:

The student will be able to

1. Describe the mechanisms of human speech production system and speech production

model

2. Explain basic algorithms of speech analysis and speech recognition.

3. Explain basic techniques in digital video processing, including imaging characteristics and

sensors.

4. Describe motion estimation techniques.

5. Describe object representation and tracking in video sequence.

Page 59: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 56 of 79

FF No. : 654 C

Speech and Video Processing

Credits : 01 Teaching Scheme : Tutorial 1 Hrs/ Week

List of Tutorials

1. Pole Zero modeling of speech signal

2. Linear and nonlinear filter bank

3. LPC

4. Cepstral Analysis

5. MFCC

6. Vector Quantization

7. Motion estimation

8. Frequency domain motion estimation

9. Kernel based tracking

10. video short boundary detection

Text Books:

1. Digital Video processing, A Murat Tekalp, Prentice Hall.

2. Fundamentals of Speech recognition – L. Rabiner and B. Juang, prentice Hall signal

processing series

3. Discrete-time speech signal processing: principles and practice, Thmas F. Quatieri,

Coth.

Reference Books:

1. “Speech and Audio Signal Processing”, B.Gold and N. Morgan, Wiley.

2. “Digital image sequence processing, Compression, and analysis”, Todd R. Reed, CRC

Press

4 “Handbook of Image and Video processing”, Al Bovik, Academic press, second Edition

Page 60: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 57 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: Theory 3 Hrs/Week

Teaching Scheme: - Theory 3 Hrs/Week

Unit I

(8+1 Hrs)

INTRODUCTION TO FIBER OPTIC COMMUNICATION

A. Overview of optical fiber communication: Fiber optic communication system, Advantages

of optical fiber communication, Ray theory transmission, total internal reflection. Parameters

of fiber optic cable: Acceptance angles, Numerical aperture, skew rays, Mode, Index Profile,

V number. Types of fiber optic cable.

B. Material of fiber optic cable, Manufacturing process of fiber optic cable.

Unit II (8+1 Hrs)

SIGNAL DEGRADATION IN FIBER OPTIC CABLE

A. Signal distortion in optical fibers : Attenuation ,Material absorption ,Scattering losses

(linear) , Bending losses ,Dispersion present in FOC, Fiber attenuation measurement , Optical

Time Domain reflectometer ( Principle, concept & applications).

B. Nonlinear scattering losses , Fiber dispersion measurement

Unit III (10+1 Hrs)

OPTICAL SOURCES , DETECTORS AND SENSORS

A.Light emitting diode: LED power and efficiency, LED structures, LED characteristics,

Modulation.

Light amplification by stimulated emission of Radiation : Basic concepts of LASER,

Injection LASER structures.

Optical detectors: Optical detection principles, Characteristics of optical detector,

photodiode, PIN diode, Avalanche photodiode.

Optical sensors : Phase and polarization fiber sensors, Intrinsic fiber sensors, Extrinsic fiber

sensors,

B. Optical Connectors & splices to connect Fiber optic cables..

Unit IV (8+1 Hrs)

FIBER OPTIC SYSTEM

A. Optical transmitter circuit, Optical receiver circuit, Link power budget, Rise time budget ,

Analog system design.

B. Digital system design

EC42104 : FIBER OPTIC COMMUNICATION

Page 61: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 58 of 79

Unit V (6+1 Hrs)

REAL WORLD APPLICATIONS OF FIBER OPTICS

A. Study of fiber optics such as in

i) Underwater communication

ii) Telephone system

iii) Military applications

B. Optical Networks: SONET/ SDH , Wavelength Division multiplexing

Text Books

1. Gerd Keiser , “Optical Fiber Communications”, McGraw Hill

2. John M. Senior, “Optical Fiber Communications”, Prentice Hall

Reference Books 1. D.K. Mynbaev , S.C. Gupta and Lowell L. Scheiner, “Fiber Optic Communications”

Pearson Education, 2005.

2.Govind P. Agarwal , John Wiley, “ Fiber Optic Communication Systems”,3rd Edition,2004.

.

Course Outcomes:

The Student will be able to-

1. Explain the key aspects of propagation through different types of fiber.

2. Analyze losses of signals.

3. Describe fiber optic communication system.

4. Prepare the budget for implementing the fiber optic communication system.

5. Relate type of fiber optic communication to a specific application.

Page 62: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 59 of 79

FF No. : 654 B

Laboratory Course Syllabus

Credits: 01 Teaching Scheme: - Laboratory 2Hrs /week

List of Practicals

1. Study and Measurement of Numerical Aperture of a fiber.

2. Measurement of attenuation loss and bending loss for various lengths of fiber optic

cable.

3. Study of transmission of Analog and Digital signals through fiber optic cable.

4. Study and plot V-I characteristics of optical source.

5. Study and plot frequency response of optical receiver.

6. Study of transmission of Voice through fiber optic cable.

7. Study of transmission of FM signal through fiber optic cable.

8. Study of Optical Fiber Connectorization kit.

Text Book

1. Gerd Keiser , “Optical Fiber Communications”, McGraw Hill

2. John M. Senior, “Optical Fiber Communications”, Prentice Hall

Course Outcomes:

The Student will be able to-

1. Classify different types of fibers and losses in fibers.

2. Analyze distortion, desperation and losses of signals.

3. Select detectors and sensors depending on type of fiber.

4. Explain working of transmitter and receiver circuit.

5. Calculate parameters of fiber optic cable.

EC42301 : FIBER OPTIC COMMUNICATION

Page 63: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 60 of 79

FF 654 A

Theory Course Syllabus

EC42105: VLSI DESIGN

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I: MOSFET SPICE Modeling (8 Hrs)

A. Modeling of semiconductor devices, Small signal model for MOS transistor, Modeling of

secondary & short channel effects, sub threshold modeling, understanding role of parameters

in model, MOSFET scaling.

B.. Industry standard models like PSP, Bsim

Unit II: Analog CMOS sub-circuits (8 Hrs)

A. MOS Switch, Charge feed through error, MOS diode, Current Sink and Sources, Basic

current mirror, Output impedances: Basic current mirror, Source degenerated current mirror,

Cascode current mirror. Designing of cascode current mirror for high swing with and without

channel length modulation effect Aspect ratio error, Reduction of the aspect ratio error

Current and voltage references.

B. Design of a Bandgap voltage reference.

Unit III: CMOS Amplifiers (8Hrs)

A. CMOS Amplifiers, Inverters, Active load Inverter, Current Source Inverter, Push pull

inverter, Noise analysis of inverter, Differential amplifier, Large Signal analysis,

Calculation of the worst case input common mode range of the N channel input

differential amplifier, Small signal analysis of differential amplifier, Slew rate and noise,

Current source load differential amplifier, Design of a CMOS differential amplifier with a

current mirror as a load.

B. Cascode amplifier.

Unit IV: Advanced combinational blocks and Memory Design (8 Hrs)

A. Adder- Improved Single bit adder, Manchester carry adder, Multipliers- Array multiplier,

Wallace tree multiplier, Booth Multiplier, Shifters-Barrel shifter, logarithmic shifter,

Synchronizers and Arbiters. CMOS Memories-classification of memories, Memory

architecture, read only memories, Design of ROM with NAND and NOR based ROM;

RAM: 6T SRAM, Design issues in SRAM, 3T and 1T DRAM.

B. Carry Save adder, Carry Select adder, Parity generator, Comparator.

Page 64: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 61 of 79

Unit V: Fabrication and Layout (8 Hrs)

A. Basic CMOS fabrication flow, Design of process flow and optimization of Mask.Self

aligned CMOS process, N well, Twin tub, Stick diagram, Design rules, Layout of CMOS

Inverter, LVS.

B. P well, Layout of combinational circuits.

Text Books

1.“Digital Integrated Circuits: A Design Perspective”, J. Rabaey, Prentice Hall India.

2.“CMOS analog circuit Design”, P.E. Allen and D.r. Holberg, second Edition, Oxford.

3.“VLSI Technology”, S.M.Sze, , TMH.

Reference Books

1.“Principles of CMOS VLSI Design”, N. Weste and K. Eshranghian, Addison Wesley.

2.“CMOS”, RJ Baker, Wiley IEEE Press, 2004.

Course Outcomes:

The Students will be able to –

1. Describe the operation and I-V characteristics of MOSFET.

2. Design the MOS based circuits like CMOS, Pseudo NMOS inverter.

3. Analyze the performance of basic building block of OTA.

4. Evaluate the performance of carry save adder, Manchester carry adders, carry select

adder.

5. Draw the layout of MOS based circuit.

Page 65: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 62 of 79

FF No. : 654 B

Laboratory Course Syllabus EC42302: VLSI DESIGN

Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week

List of Practical

1. I-V characteristics of MOS using SPICE

2. To simulate MOS as a switch

3. To simulate Current mirror

4. To simulate Differential Amplifier

5. To simulate Adder.

6. To simulate Latch.

7. To draw the layout of CMOS inverter.

8. To draw the layout of two input logic gate.

9. Course project based on Spice and/or Layout tool

Text Books

1. “Digital Integrated Circuits: A Design Perspective”, J. Rabaey, Prentice Hall India.

2. “CMOS analog circuit Design”, P.E. Allen and D.r. Holberg, second Edition, Oxford.

3. “VLSI Technology”, S.M.Sze, , TMH.

Reference Books

1. “Principles of CMOS VLSI Design”, N. Weste and K. Eshranghian,

Addison

Wesley.

2. “CMOS”, RJ Baker, Wiley IEEE Press, 2004.

Course Outcomes:

The Student will be able to-

1. Write SPICE netlist for analog and digital circuits.

2. Simulate the spice code for MOS based analog and digital circuits.

3. Draw the layout for MOS based circuit in editor.

4. Back annotate the drawn layout and simulate.

Page 66: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 63 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Teaching Scheme: - Theory 3 Hrs/Week

Unit I (8 Hrs)

Digital Image Fundamentals and Image Enhancement

A) Elements of visual perception, Image sampling & Quantization ,Basic grey level

transformations, histogram processing, enhancement using arithmetic and logic operators,

spatial filtering – smoothing and sharpening filters, Median Filter

B) Colour fundamentals, colour models, pseudo colour

Unit II (6 Hrs)

Morphological Image Processing

A) Neighbourhood concepts, adjacency and distance measures, dilation & erosion, opening &

closing operations, basic morphological operations such as region filling, thinning,

thickening, skeletons, pruning for binary images.

B) Morphological operations for gray scale images

Unit III (8 Hrs)

Image Segmentation

A) Detection of discontinuities, edge linking and boundary detection, thresholding, Region

based segmentation, use of watersheds, image representation- chain codes, boundary

descriptors & regional descriptors

B) Other segmentation techniques

Unit IV (10 Hrs)

Image Transforms

A) Coding, inter pixel and image redundancy , 2-D Discrete Fourier Transform and

frequency domain filters ,Discrete Cosine Transform – its application in Baseline JPEG ,

Walsh Hadamard Transform, Fast Walsh Transform, Introduction to Gabor Transform.

B) Hough Transform

Unit V (8 Hrs)

Wavelet Transform in image processing

A) Sub band coding ,Haar Transform – it’s application as a Wavelet, multi resolution

expansions, Wavelet Transform in one dimensions; Wavelet transforms in two dimensions.

B) Fast Wavelet Transform , Other Applications of Wavelet in image processing

Text Books

1. Digital Image Processing, Gonzalez, Woods, PHI , 2nd edition

EC42106 : DIGITAL IMAGE PROCESSING

Page 67: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 64 of 79

2. Digital Image Processing, Pratt W.K., John Wiley, 2001

Reference Books

1. Fundamentals of Digital Image Processing, Jain A.K., PHI, 1997

2. Image Processing , Analysis & Machine Vision, Milan Sonka, Thomson Publication

3.Insight into wavelets - From theory to practice ,K.D.Soman and K.I.Ramchandran, PHI

,2005, Second Edition.

Course Outcomes:

The Student will be able to-

1. Explain image model.

2. Perform spatial filtering on image.

3. Analyze image using morphological techniques.

4. Apply segmentation techniques to divide image into parts.

5. Use various image transforms to analyze and modify image.

Page 68: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 65 of 79

FF No. : 654 B

Laboratory Course Syllabus

EC42303 : DIGITAL IMAGE PROCESSING

Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week

List of Practical

1. Conversion of 24 bit color image to 8 bit , 4 bit, 1 bit image

2. Image negation, power Law correction

3. Histogram mapping &equalisation, stretching

4. Image smoothing , sharpening

5. Edge detection – use of Sobel, Prewitt and Roberts operators

6. Morphological operations on binary images

7. DCT/IDCT computation

8. Transform application assignment.

Text Books

1. Digital Image Processing, Gonzalez, Woods, PHI , 2nd

edition

2. Digital Image Processing, Pratt W.K., John Wiley, 2001

Reference Books

1. Fundamentals of Digital Image Processing, Jain A.K., PHI, 1997

2. Image Processing, Analysis & Machine Vision, Milan Sonka, Thomson

Publication .

Course Outcomes:

The Student will be able to-

1. Perform point operations and filtering in spatial domain.

2. Apply various morphology techniques on an image.

3. Segment image into regions.

4. Use various image transforms on an image.

Page 69: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 66 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I

(8 Hrs)

Basics of Television

A) Scanning process, Composite Video Signal, Horizontal Blank and Sync standard,

Vertical Blank and Sync standard, Vestigial Sideband Transmission, TV Channels

and Bands, CCIR-B standards, Negative modulation, Inter-carrier Sound System.

B) Construction & working principle of CCD camera, software defined radio.

(Self Study Part of Individual Unit)

Unit II

TV Transmission and Reception (8 Hrs)

A) High Level modulated TV Transmitter , IF modulated TV Transmitter, Transmitting

Antenna, Receiving Yagi Antenna, Block Diagram of Monochrome TV Receiver,

Pattern Generator, Wobbuloscope .

B) Basic satellite theory ( Transponder), Cathode Ray Tube of CRO.

Unit III (9+1 Hrs)

Color TV Systems (8 Hrs)

A) Color fundamentals, Mixing of colors, Color perception, Color Characteristics,

Chromaticity diagram, Color TV camera, Frequency Interleaving Principle,

Color Bandwidth, Chroma Signal Generation, Color Burst, Simple PAL & PAL-D

System, PAL Encoder, PAL Decoder, CTV Receiver Block Diagram, Monochrome

and Color Picture Tubes, PAL,NTSC,, SECAM systems.

B) Chromaticity diagram, SAW, Ceramic & Comb filters.

Unit IV (8 Hrs)

Digital Television

EC42112: AUDIO VIDEO ENGINEERING

Page 70: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 67 of 79

A) Merits of DTV, Digitization formats, Source Coding : Compression of Video Signal

(JPEG&MPEG), Scrambling and Conditional Access, Channel Coding, Modulation

by Digital Signal, Reception of Digital TV Signal, Digital TV Receiver block

diagram, LCD and Plasma Displays, Types of digital TV ( SDTV, EDTV, HDTV),

DTH system.

B) Closed Circuit Television (CCTV), Cable Television (CATV), TV connectors.

Unit V (8 Hrs)

Recording And Reproduction

A) A. Principle of MPEG Audio compression, MPEG audio layer III ( MPIII format),

MPEG-1 audio encoder & decoder, Methods of Recording and Reproduction :

Magnetic Recording, Optical Recording, CD/DVD/MP3 Player, Digital Satellite

Radio.

B) Construction & working principle of camcorder, Video cassette recorder

Text Books

1. R.R.Gulathi, “Monochrome &color television”, New Age International.

2. Herve Benoit, “Digital Television”, Focal Press.

Reference Books

1. Bernard Grobb& Charles E., “Basic TV and Video Systems”, McGraw Hill.

2. Ranjan Parekh, “ Principles of multimedia”, Tata Mc-GrawHill

3. R.G. Gupta, “Audio Video Systems”, Technical Education.

Course Outcomes:

The student will be able to -

1. Use CCIR standards regarding composite video signals and scanning process.

2. Develop block diagram of TV transmitter and receiver.

3. Comprehend color theory and color based standards such as PAL .

4. Appreciate digitization of TV signal, compression standards and digital television

types

5. Study recording techniques and reproduction of audio video signals.

Page 71: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 68 of 79

FF No. : 654 B

Laboratory Course Syllabus

Credits: 01 Teaching Scheme: - Laboratory 2 Hr/Week

List of practicals

1. Study of Pattern Generator

2. Study of Wobbuloscope

3. Tracing of block schematic of color TV

4. Voltage & waveform analysis of color TV

5. Direct to Home (DTH)

6. Visit to Doordarshan Studio, Pune

7. Visit to Sinhgad TV Transmitter

8. Digital TV (DTV)

9. Digital Satellite Radio (DSR)

10. DVD Player

11. High Definition TV

12. Compression Technique.

Note: From this list, any 10 experiments will be carried out.

Course Outcomes:

The student will be able to-

1. Analyze TV transmitter & receiver.

2. Describe DTH and DSR signal reception.

3. Explain recording techniques and playback of audio-video signals.

FF No. : 654 A

EC42304: AUDIO VIDEO ENGINEERING

Page 72: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 69 of 79

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I

(8+1 Hrs)

3 Phase AC/DC Converters

A. Operation and Analysis of 3 phase Semi/ Full Converter with R and R-L load, Effect of

Source Impedance(Ls) on Single phase converter, Single phase and Three Phase Dual

Converters (Ideal and Practical), Control schemes for non circulating type dual converter,

Analysis of circulating current type dual converter.

B. Calculation of converter output with Ls, Microprocessor based firing scheme for

dualConverter converter.

Unit II

(8+1 Hrs)

3 Phase Inverters

A. 3 Phase Transistorized Voltage Source Inverter(VSI)- 120° and 180° mode of operation

and analysis, PWM Inverters- Techniques and comparison, Voltage Control and Harmonic

Reduction in inverters, Introduction to Current Source Inverter.

B. Space Vector Modulation, Multilevel inverters

Unit III (8+1 Hrs)

PF Improvement and Instrumentation

A. Series and Parallel Operation of Power Devices- String Efficiency, Derating, Triggering

requirements, Need of equalizing Network.

Power Factor Improvement Techniques-PAC, Forced Commutation (SAC, EAC), Sequence

Control of Series Connected Converters.

Sensing and measurement of Sinusoidal and non-sinusoidal Voltage and Current, Speed,

Power Factor etc.

B. Protection and Cooling of power switching devices

Unit IV (8+1 Hrs)

DC Motor Drives

A. Motor Performance Parameters, 1phase and 3phase converter drives for separately-excited

and series DC motors for continuous and discontinuous operation, Braking techniques for DC

and AC (IM) motors.

B. Suitability/ Selection of a drive based on process requirements (Matching of load, Motor,

and converter), Brushless dc motor and drive.

EC42113: ADVANCED POWER ELECTRONICS

Page 73: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 70 of 79

Unit V (8+1 Hrs)

AC Motor Drives and Power Quality

A. Motor Performance, Speed Control techniques of 1ph/3ph Induction Motor (Stator

Voltage, Frequency, V/F, Rotor resistance), Protection Circuit for AC/DC Motor drives-

Over/Under voltage and current, Phase failure, Field failure, soft start-stop, Effect of non-

sinusoidal supply on motor performance.

Power Quality-Types of Power line disturbances, Sources and Measurement of power line

disturbances, Preventive Techniques.

B. Slip Power Recovery control of Induction motors, Energy Audit

Text Books

2. M D Singh &Khanchandani,“Power Electronics”, Tata McGraw Hill, IInd

edition

3. M. H. Rashid, “Power Electronics”, 3 edition, Pearson Education, 2004

Reference Books

1. Mohan, Undeland& Robbins, “Power Electronics”, 3 edition, John Wiley, 2003

2. Dubey, Doralda, Joshi &Sinha, “Thyristorised Power Controllers”, New Age

International, 1986

3. P. C. Sen, “Thyristor DC Drives“, John Wiley, 1981

4. B. K. Bose, “Modern Power Electronics & AC Drives”, Pearson Education, 2002

Course Outcomes:

The student will be able to-

1. Analyze three phase AC-DC power converters in terms of performance

parameters.

2. Analyze three phase DC-AC power converter in terms of performance parameters.

3. Describe series/ parallel connection of power devices and analyze power factor in

AC/DC converters

4. Describe the role of converters in speed control of AC/DC motors.

Page 74: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 71 of 79

FF No. : 654 B

Laboratory Course Syllabus

Credits: 01 Teaching Scheme: - - Laboratory 2 Hr/Week

List of Practicals

1. Study of 3 Φ VSI (180º or 120º)

2. Study of Chopper fed / Converter fed DC Drive.

3. Study of Stator Voltage Control of IM Drive

4. Power factor improvement technique (SAC or EAC or PWM)

5. Study of VVVF 3 phase IM Drive.

6. Sensing and Protection circuits for AC and DC Drives

7. Sensing and Protection circuits for AC and DC Drives

8. Simulations of 3 phase LCC (HCB or FCB or dual Converter).

9. Simulation of 3 phase VSI (180º or 120º) / Simulation of DC/AC drive.

Text Books

1 M D Singh &Khanchandani,“Power Electronics”, Tata McGraw Hill, IInd

edition

2 M. H. Rashid, “Power Electronics”, 3 edition, Pearson Education, 2004

Reference Books

1 Mohan, Undeland& Robbins, “Power Electronics”, 3 edition, John Wiley, 2003

2 Dubey, Doralda, Joshi &Sinha, “Thyristorised Power Controllers”, New Age

International, 1986

3 P. C. Sen, “Thyristor DC Drives“, John Wiley, 1981

4 B. K. Bose, “Modern Power Electronics & AC Drives”, Pearson Education, 2002

Course Outcomes:

The student will be able to-

1. Apply suitable power converter for speed control of motors.

2. Evaluate the performance of converters and correlate the results with theoretical

values.

3. Demonstrate the importance of power factor in AC/DC converters.

EC42305 : ADVANCED POWER ELECTRONICS

Page 75: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 72 of 79

FF No. : 654 A

Theory Course Syllabus

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Unit I (9+1 Hrs)

Introduction to Biomedical System

A. Introduction to Biomedical System, Man Machine Interface, Bio-electric Signals, Types of

Electrodes, Electrodes for ECG, EMG, EEG,Cardiovascular System, Heart Anatomy, ECG

Amplifiers, ECG Machine. Electrocardiography.

B. Transducers and sensors related to biomedical measurements, Fiber Optic sensor for temp.

Unit II (9+1 Hrs)

Cardiography

A. Heart Rate, Heart Sound, Blood pressure and Blood Flow Measurements.

Phonocardiography, Echocardiography, Vector Cardiography,Stress Testing System, Beside

Monitors, Central Monitoring System, Pacemakers, Defibrillators.

B. Grounding and Shielding, Patient Safety.

Unit III (7+1 Hrs)

Laboratory Equipments

A. Basic working principle use calibration and maintenance of - Colorimeter,

Spectrophotometer, Flame photometer, PH/Blood Gas Analyzer, Pulse Oximeter,

Hemodialysis, Blood Cell Counter.

B. Autoanlyzer

Unit IV (8+1 Hrs)

Nervous System

A. Nervous system Anatomy, Human Brain Recording of EEG Signal, EEG Amplifier,

Electroencephalography, Electromyography.

B. Analysis of Diseases using EEG and EMG signals.

EC 42114 : BIOMEDICAL ELECTRONICS

Page 76: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 73 of 79

Unit V (7+1 Hrs)

Radiology equipments

A. Diagnostic Medical instruments: X – ray, CT scan, MRI, Ultrasonic Doppler Machine,

Lasers in Medicine.

B. Use of Laser in Vision Correction, Dermatological.

Text Books

1. Cromwell, “Biomedical Instrumentation and Measurement”, PHI.

2. Carr and Brown, “Biomedical Instrumentation”.

Reference Books

1. R. S. Khandpur, “handbook Biomedical Instrumentation”, by Tata MaGraw Hill

2. Webster, “Application and Design of Medical Instruments".

Course Outcomes:

The Student will be able to-

1. Specify methods for interfacing sensors to electronic systems in biomedical

applications.

2. Characterize various bioelectrical signals.

3. Design biomedical instruments such as ECG, EEG, EMG, BP, Lab devices.

4. Measure various physiological parameters.

5. Observe the safety issues involved in bioelectrical measurement and medical

instrumentation

6. Describe different types of imaging instrumentation and their applications.

Page 77: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 74 of 79

FF No. : 654 B

Laboratory Course Syllabus

EC42306 : BIOMEDICAL ELECTROINCS

Credits: 01 Teaching Scheme: - Laboratory 2 Hr/Week

List of Practicals:

1. Recording and interpretation of ECG.

2. To Study Phonocardiography

3. To measure Blood Pressure using Sphygmomanometer.

4. Study of defibrillators

5. Study of EEG/EMG Machine.

6. Study of Bedside Monitor (ICU Monitor).

7. Study of Clinical Lab Instrumentation - COLORIMETER.

List of mini projects:

1. To design a Clinical Thermometer.

2. To design and record/monitor heart sounds using Electronic Stethoscope

3. To design Heart rate Meter.

Course Outcomes:

The Students will be able to

1. Record biomedical signals.

2. Interpret biomedical signals.

3. Design biomedical instruments such as Electronic thermometer, heart rate meter and

electronic stethoscope.

Text Books

1. Cromwell, “Biomedical Instrumentation and Measurement”, PHI.

2. Carr and Brown, “Biomedical Instrumentation”.

Page 78: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 75 of 79

FF No. : 654 A

Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week

Prerequisites: Nil

Objectives:

To study sensors, actuators, PLCs and signal conditioning

Unit 1:

Introduction to Mechatronics ( 8 Hrs)

A. Scope & importance of Mechatronics with respect to interdisciplinary approach. Role of

Electronics in Mechatronics application: Elevator, Mathematical Modeling of Physical

Systems: Mechanical-Linear and Rotational, Electrical, Thermal. Static and Dynamic

characteristics of sensors and systems.

B. Mathematical Modeling of Electromechanical and Fluid systems.

Unit 2:

Sensors ( 8 Hrs)

A. Temperature sensors: Thermocouple, RTD, Thermistor and IC sensors. Pressure Sensors,

Strain Gauge; Resistive, Capacitive and Inductive sensors, Linear and Rotary encoders,

Proximity sensors.

B. Eddy Current Sensors and Flow sensors.

Unit 3:

Signal Conditioning (8 Hrs)

A. Need of signal conditioning, AC Bridges, Fundamentals of Op Amp. Open loop and

closed loop configurations of Op Amp: Comparator, Schmitt Trigger, Inverting and Non

inverting Amplifier, Differential Amplifier, Instrumentation Amplifier, Integrator,

Differentiator. Sensor interfacing with Op Amp configurations, ADC, DAC.

B. SAR and Dual slope integrating types of ADC, R-2R and Weighted Resistor type of

DACs.

Unit 4:

Actuators (8 Hrs)

A. Introduction to Pneumatic and Hydraulic systems, Mechanical Linear and Rotary

actuators, Direction Control Valves, Process Control Valves, Logic circuits using DCVs

and linear actuators, Cylinder sequencing, Relay and solenoids.

EC 42130 : MECHATRONICS

Page 79: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 76 of 79

B. Gears and gear systems, chains, pulleys, Types of Double acting cylinders.

Unit 5: (8 Hrs)

PLC and Data Acquisition

A. Introduction to PLC, Basic Architecture, I/O processing, PLC programming with timers

and counters, interfacing of sensors and actuators to PLC. Elements of Data Acquisition,

Types of DAS and selection criteria for key components in DAS.

B. Analog signal processing using PLC.

Text Books:

1. W. Boltan, ‘Mechatronics’. Pearson education, 3rd

Edition.

2. A. K Sawhney, ‘Electrical, Electronic Measurement and Instrumentation’, Dhanpat Rai

and Co. 7th

Edition.

Reference Books:

1. Rangan, Mani and Sarma, ‘Instrumentation Devices & Systems’, Tata McGraw Hill, 2nd

Edition.

2. Devdas Shetty, ‘Mechatronics Systems Design’ Thomson publication.

3. Frank Petruzella, ‘Programmable Logic Controller’, Tata McGraw Hill, 3rd

Edition.

Course Outcomes

Students will be able to,

1. Model and analyze electrical and mechanical systems.

2. Detect and analyze physical parameters using various sensors.

3. Apply the concepts of analog and digital electronics to aid in the design and analysis of

signal conditioning circuits.

4. Identify, describe constructional details of pneumatic, hydraulic components, and

develop actuator based circuits.

5. Describe functioning of PLC and develop, edit, analyze and debug PLC programs.

Page 80: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 77 of 79

FF No. : 654B

Credits: 1 Teaching Scheme: - Laboratory 2 Hrs/Week

Objectives:

To study sensors and its characteristics.

To design signal conditioning circuits for sensors.

To study PLC and its applications.

List of practicals:

1. Study of temperature sensors.

2. Signal conditioning of temperature sensor.

3. Study of encoders.

4. Speed controller of AC/DC motors.

5. Simulation of hydraulic and pneumatic circuits.

6. Implementation of relay logic.

7. Study of pneumatic components.

8. Temperature control of oven using PID controller.

9. Study of PLC.

10. Application of PLC.

Two industrial visits.

Course Outcomes

Students will be able to,

1. Analyze the response of first and second order systems.

2. Design and implement signal conditioning circuits for speed and temperature

sensors.

3. Design and Simulate actuator based circuits.

4. Develop and implement real time applications using PLC.

EC42315 :MECHATRONICS

Text Books

1. W. Boltan, ‘Mechatronics’. Pearson education, 3rd

edition.

2. Devdas Shetty, ‘Mechatronics Systems Design’ Thomson publication.

Page 81: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 78 of 79

FF No. 654 D

Project Course Syllabus

EC47301: Major Project II

Credits:4 Teaching Scheme: 8 Hours / Week

Guidelines:

1. Group should maintain a logbook of activities throughout the project stages.

2. Regular discussions should be carried out with project guide.

3. Both the review reports for this stage should be submitted in the prescribed format

after approval from the guide.

4. A report on the work done in Stage-2 in prescribed format should be submitted at the

time of stage II evaluation.

Course Outcomes:

The student will be able to-

1. Design solution for identified problem using fundamental knowledge of engineering.

2. Select and apply appropriate techniques and modern engineering tools.

3. Perform feasibility assessment in terms of ergonomics, cost and asthetics.

Page 82: Vishwakarma Institute of Technology · Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17 S.No CONTENTS Page No 1 Structure 2

Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15

Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 79 of 79

FF No. 654 D

Project Course Syllabus

EC47302: Major Project III

Credits: 6 Teaching Scheme: 12 Hours / Week

Guidelines:

1. Students should participate in various activities like project competitions, paper

presentations, publications, Intellectual property - patent registration or other suitable

activities suggested by guide.

2. Both the review reports for this stage should be submitted in the prescribed format

only after approval from the guide.

3. Final project report must be submitted in the prescribed format at the time of stage-III

evaluation.

Course Outcomes:

The student will be able to-

1. Analyze and interpret the data to arrive to valid conclusion.

2. Communicate effectively on an identified problem and solution.

3. Study the impact of engineering solution in societal and environmental context.

4. Comprehend and write effective report.