TLC5940-EP - TI. · PDF fileGS Register DC EEPROM Constant Current Driver LED Open Detection Temperature Error Flag (TEF) Max. OUTn Current Delay x1 12!Bit Grayscale PWM Control DC

Delayx0

12−Bit Grayscale

PWM Control

DC Register

GS Register

DC EEPROM

Constant CurrentDriver

LED Open Detection

TemperatureError Flag

(TEF)

Max. OUTnCurrent

Delayx1

12−Bit GrayscalePWM Control

DC Register

GS Register

DC EEPROM


LED Open Detection

Delayx15

6−Bit Dot

12−Bit Grayscale

PWM Control

DC Register

GS Register

DC EEPROM


LED Open Detection

OUT0

OUT1

OUT15

SOUT

SINSCLK

IREF

XERR

XLAT

GSCLK

BLANK

DCPRG

DCPRG

DCPRG

VPRG

VPRG

VPRG

GNDVCC

VPRG

InputShift

Register

InputShift

Register

VPRG 110

2312

191180

9590

116

5

VPRG

0

0

95

96

191

LED OpenDetection

(LOD)

5

9590

6 11

DCPRG

0

192

96

01

01 0

1

01

GS Counter CNT

CNT

CNT

CNT

96

96

StatusInformation:

LOD,TED,

DC DATA

192

0

191

1

0

0

1

VREF =1.24 V

Correction

6−Bit DotCorrection


01

Blank

Product

Folder

Sample &Buy

Technical

Documents

Tools &

Software

Support &Community

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,intellectual property matters and other important disclaimers. PRODUCTION DATA.

TLC5940-EPSLVSA51E –MARCH 2010–REVISED SEPTEMBER 2016

TLC5940-EP 16-Channel LED Driver With Dot Correction and Grayscale PWM Control

1

1 Features1• 16 Channels• 12-Bit (4096 Steps) Grayscale PWM Control• Dot Correction

– 6 Bit (64 Steps)– Storable in Integrated EEPROM

• Drive Capability (Constant-Current Sink) of0 mA to 72 mA (–40°C to 125°C)– 0 mA to 60 mA (VCC < 3.6 V, –40°C to 85°C)– 0 mA to 120 mA (VCC > 3.6 V, –40°C to 85°C)

• LED Power Supply Voltage up to 17 V• VCC = 3 V to 5.5 V• Serial Data Interface• Controlled In-Rush Current• 30-MHz Data Transfer Rate• CMOS Level I/O• Error Information

– LOD: LED Open Detection– TEF: Thermal Error Flag

2 Applications• Monocolor, Multicolor, Full-Color LED Displays• LED Signboards• Display Backlighting• General, High-Current LED Drive• Supports Defense, Aerospace, and Medical

Applications:– Controlled Baseline– One Assembly/Test Site– One Fabrication Site– Available in Q-Temp (–40°C/125°C)– Extended Product Life Cycle– Extended Product-Change Notification– Product Traceability

3 DescriptionThe TLC5940-EP is a 16-channel, constant-currentsink LED driver. Each channel has an individuallyadjustable 4096-step grayscale PWM brightnesscontrol and a 64-step, constant-current sink (dotcorrection). The dot correction adjusts the brightnessvariations between LED channels and other LEDdrivers. The dot correction data is stored in anintegrated EEPROM. Both grayscale control and dotcorrection are accessible via a serial interface. Asingle external resistor sets the maximum currentvalue of all 16 channels.

The TLC5940-EP features two error informationcircuits. The LED open detection (LOD) indicates abroken or disconnected LED at an output terminal.The thermal error flag (TEF) indicates anovertemperature condition.

Device Information(1)

PART NUMBER PACKAGE BODY SIZE (NOM)

TLC5940-EPHTSSOP (28) 9.70 mm × 4.40 mmVQFN (32) 5.00 mm × 5.00 mm

(1) For all available packages, see the orderable addendum atthe end of the data sheet.

Simplified Schematic

http://www.ti.com/product/tlc5940-ep?qgpn=tlc5940-ep

http://www.ti.com/product/TLC5940-EP?dcmp=dsproject&hqs=pf

http://www.ti.com/product/TLC5940-EP?dcmp=dsproject&hqs=sandbuy&#samplebuy

http://www.ti.com/product/TLC5940-EP?dcmp=dsproject&hqs=td&#doctype2

http://www.ti.com/product/TLC5940-EP?dcmp=dsproject&hqs=sw&#desKit

http://www.ti.com/product/TLC5940-EP?dcmp=dsproject&hqs=support&#community

2

TLC5940-EPSLVSA51E –MARCH 2010–REVISED SEPTEMBER 2016 www.ti.com

Product Folder Links: TLC5940-EP

Submit Documentation Feedback Copyright © 2010–2016, Texas Instruments Incorporated

Table of Contents1 Features .................................................................. 12 Applications ........................................................... 13 Description ............................................................. 14 Revision History..................................................... 25 Pin Configuration and Functions ......................... 36 Specifications......................................................... 5

6.1 Absolute Maximum Ratings ...................................... 56.2 ESD Ratings.............................................................. 56.3 Recommended Operating Conditions....................... 56.4 Thermal Information .................................................. 66.5 Electrical Characteristics........................................... 66.6 Switching Characteristics .......................................... 86.7 Typical Characteristics .............................................. 9

7 Parameter Measurement Information ................ 117.1 Test Parameter Equations ...................................... 13

8 Detailed Description ............................................ 148.1 Overview ................................................................. 148.2 Functional Block Diagram ....................................... 14

8.3 Feature Description................................................. 148.4 Device Functional Modes........................................ 18

9 Application and Implementation ........................ 239.1 Application Information............................................ 239.2 Typical Application .................................................. 23

10 Power Supply Recommendations ..................... 2511 Layout................................................................... 25

11.1 Layout Guidelines ................................................. 2511.2 Layout Example .................................................... 2511.3 Power Dissipation Calculation .............................. 26

12 Device and Documentation Support ................. 2712.1 Receiving Notification of Documentation Updates 2712.2 Community Resources.......................................... 2712.3 Trademarks ........................................................... 2712.4 Electrostatic Discharge Caution............................ 2712.5 Glossary ................................................................ 27

13 Mechanical, Packaging, and OrderableInformation ........................................................... 27

4 Revision HistoryNOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (May 2010) to Revision E Page

• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementationsection, Power Supply Recommendations section, Layout section, Device and Documentation Support section, andMechanical, Packaging, and Orderable Information section ................................................................................................. 1

• Deleted Ordering Information table; see POA at the end of the data sheet........................................................................... 1• Changed thermal values for RHB (VQFN) package: 33.9 to 36.7 for RθJA, 30 to 18.9 for RθJC(top), 9.3 to 15.9 for RθJB,

0.619 to 0.6 for ψJT, 9.3 to 15.8 for ψJB, and 3.9 to 2.3 for RθJC(bot) ........................................................................................ 6• Changed thermal values for PWP (HTSSOP) package: 35.4 to 34.3 for RθJA, 24.94 to 36.8 for RθJC(top), 15.02 to 8.5

for RθJB, 1.297 to 0.3 for ψJT, 10.96 to 8.7 for ψJB, and 5.37 to 1.6 for RθJC(bot)....................................................................... 6• Deleted Dissipation Ratings table........................................................................................................................................... 6

Changes from Revision B (September 2007) to Revision C Page

• Changed from ms to ns .......................................................................................................................................................... 6


http://www.ti.com


http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSA51E&partnum=TLC5940-EP

THERMAL

PAD

GS

CLK

24

SO

UT

23

XE

RR

22

OU

T15

21

OU

T14

20

OU

T13

19

OU

T12

18

OU

T11

17

OUT1016

OUT915

OUT814

NC13

NC12

OUT711

OUT610

OUT59

OU

T4

8

OU

T3

7

OU

T2

6

OU

T1

5

OU

T0

4

VP

RG

3

SIN

2

SC

LK

1

DCPRG 25

IREF 26

VCC 27

NC 28

NC 29

GND 30

BLANK 31

XLAT 32

1

2

3

4

5

6

7

8

9

10

11

12

13

14

28

27

26

25

24

23

22

21

20

19

18

17

16

15

GND

BLANK

XLAT

SCLK

SIN

VPRG

OUT0

OUT1

OUT2

OUT3

OUT4

OUT5

OUT6

OUT7

VCC

IREF

DCPRG

GSCLK

SOUT

XERR

OUT15

OUT14

OUT13

OUT12

OUT11

OUT10

OUT9

OUT8

Thermal

PAD

3

TLC5940-EPwww.ti.com SLVSA51E –MARCH 2010–REVISED SEPTEMBER 2016


Submit Documentation FeedbackCopyright © 2010–2016, Texas Instruments Incorporated

5 Pin Configuration and Functions

PWP Package28-Pin HTSSOP

Top ViewRHB Package32-Pin VQFN

Top View

Pin FunctionsPIN

I/O DESCRIPTIONNAME HTSSOP VQFN

BLANK 2 31 I Blank all outputs. When BLANK = H, all OUTn outputs are forced OFF. GS counter isalso reset. When BLANK = L, OUTn are controlled by grayscale PWM control.

DCPRG 26 25 I

Switch DC data input. When DCPRG = L, DC is connected to EEPROM. WhenDCPRG = H, DC is connected to the DC register.DCPRG also controls EEPROM writing, when VPRG = V(PRG). EEPROM data = 3Fh(default)

GND 1 30 G GroundGSCLK 25 24 I Reference clock for grayscale PWM controlIREF 27 26 I Reference current terminal

NC — 12, 13, 28,29 — No connection

OUT0 7 4 O Constant current outputOUT1 8 5 O Constant current outputOUT2 9 6 O Constant current outputOUT3 10 7 O Constant current outputOUT4 11 8 O Constant current outputOUT5 12 9 O Constant current outputOUT6 13 10 O Constant current outputOUT7 14 11 O Constant current outputOUT8 15 14 O Constant current outputOUT9 16 15 O Constant current outputOUT10 17 16 O Constant current outputOUT11 18 17 O Constant current outputOUT12 19 18 O Constant current outputOUT13 20 19 O Constant current output


http://www.ti.com



4




Pin Functions (continued)PIN

I/O DESCRIPTIONNAME HTSSOP VQFNOUT14 21 20 O Constant current outputOUT15 22 21 O Constant current outputSCLK 4 1 I Serial data shift clockSIN 5 2 I Serial data inputSOUT 24 23 O Serial data outputVCC 28 27 I Power supply voltage

VPRG 6 3 IMultifunction input pin. When VPRG = GND, the device is in GS mode. When VPRG =VCC, the device is in DC mode. When VPRG = V(VPRG), DC register data canprogrammed into DC EEPROM with DCPRG=HIGH. EEPROM data = 3Fh (default)

XERR 23 22 O Error output. XERR is an open-drain terminal. XERR goes L when LOD or TEF isdetected.

XLAT 3 32 ILevel triggered latch signal. When XLAT = high, the TLC5940-EP writes data from theinput shift register to either GS register (VPRG = low) or DC register (VPRG = high).When XLAT = low, the data in GS or DC register is held constant.


http://www.ti.com



5




(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratingsonly, and functional operation of the device at these or any other conditions beyond those indicated under Recommended OperatingConditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) Long-term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction ofoverall device life. See www.ti.com/ep_quality for additional information on enhanced plastic packaging.

(3) All voltage values are with respect to network ground terminal.

6 Specifications

6.1 Absolute Maximum Ratingsover operating free-air temperature range (unless otherwise noted) (1) (2)

MIN MAX UNIT

Input voltage (3) VCC –0.3 6 VV(BLANK), V(DCPRG), V(SCLK), V(XLAT), V(SIN), V(GSCLK), V(IREF) –0.3 VCC + 0.3 V

Output voltageV(SOUT), V(XERR) –0.3 VCC + 0.3 VV(OUT0) to V(OUT15) –0.3 18 V

Output current (dc) IO 130 mAEEPROM program V(VPRG) –0.3 24 VEEPROM write cycles 25Package thermal impedance See Thermal InformationOperating ambient temperature, TA –40 125 °CStorage temperature, Tstg –55 150 °C

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.2 ESD RatingsVALUE UNIT

V(ESD)Electrostaticdischarge

Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) ±2000VCharged device model (CDM), per JEDEC specification JESD22-C101, all

pins (2) ±500

(1) VCC = 3 V to 5.5 V, TA = –40°C to 125°C (unless otherwise noted)

6.3 Recommended Operating ConditionsMIN NOM MAX UNIT

DC CHARACTERISTICSVCC Supply Voltage 3 5.5 VVO Voltage applied to output (OUT0–OUT15) 17 VVIH High-level input voltage 0.8 VCC VCC VVIL Low-level input voltage GND 0.2 VCC VIOH High-level output current VCC = 5 V at SOUT –1 mAIOL Low-level output current VCC = 5 V at SOUT 1 mA

IOLC Constant output current OUT0 to OUT15–40°C to 125°C 72

mA–40°C to 85°C, VCC < 3.6 V 60–40°C to 85°C, VCC > 3.6 V 120

V(VPRG) EEPROM program voltage 20 22 23 VTA Operating free-air temperature –40 125 °CAC CHARACTERISTICS (1)

f(SCLK) Data shift clock frequency SCLK 30 MHz

f(GSCLK)Grayscale clockfrequency GSCLK 30 MHz

twh0/twl0 SCLK pulse duration SCLK = H/L (see Figure 12) 16 nstwh1/twl1 GSCLK pulse duration GSCLK = H/L (see Figure 12) 16 nstwh2 XLAT pulse duration XLAT = H (see Figure 12) 20 ns


http://www.ti.com



http://www.ti.com/ep_quality

6




Recommended Operating Conditions (continued)MIN NOM MAX UNIT

(2) ↑ and ↓ indicates a rising edge, and a falling edge respectively.

twh3 BLANK pulse duration BLANK = H (see Figure 12) 20 nstsu0

Setup time

SIN to SCLK ↑ (2) (see Figure 12) 5 nstsu1 SCLK ↓ to XLAT ↑ (see Figure 12) 10 nstsu2 VPRG ↑ ↓ to SCLK ↑ (see Figure 12) 10 nstsu3 VPRG ↑ ↓XLAT ↑ (see Figure 12) 10 nstsu4 BLANK ↓ to GSCLK ↑ (see Figure 12) 10 nstsu5 XLAT ↑ to GSCLK ↑ (see Figure 12) 30 nstsu6 VPRG ↑ to DCPRG ↑ (see Figure 17) 1 msth0

Hold time

SCLK ↑ to SIN (see Figure 12) 3 nsth1 XLAT ↓ to SCLK ↑ (see Figure 12) 10 nsth2 SCLK ↑ to VPRG ↑ ↓ (see Figure 12) 10 nsth3 XLAT ↓ to VPRG ↑ ↓ (see Figure 12) 10 nsth4 GSCLK ↑ to BLANK ↑ (see Figure 12) 10 nsth5 DCPRG ↓ to VPRG ↓ (see Figure 12) 1 mstprog Programming time for EEPROM (see Figure 17) 20 ms

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics applicationreport.

6.4 Thermal Information

THERMAL METRIC (1)TLC5940-EP

UNITRHB (VQFN) PWP (HTSSOP)32 PINS 28 PINS

RθJA Junction-to-ambient thermal resistance 36.7 34.3 °C/WRθJC(top) Junction-to-case (top) thermal resistance 18.9 36.8 °C/WRθJB Junction-to-board thermal resistance 15.9 8.5 °C/WψJT Junction-to-top characterization parameter 0.6 0.3 °C/WψJB Junction-to-board characterization parameter 15.8 8.7 °C/WRθJC(bot) Junction-to-case (bottom) thermal resistance 2.3 1.6 °C/W

6.5 Electrical CharacteristicsVCC = 3 V to 5.5 V, TA = –40°C to 125°C (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNITVOH High-level output voltage IOH = –1 mA, SOUT VCC –0.5 VVOL Low-level output voltage IOL = 1 mA, SOUT 0.5 V

II Input current

VI = VCC or GND; BLANK, DCPRG, GSCLK, SCLK,SIN, XLAT –1 1

µAVI = GND; VPRG –2 2VI = VCC; VPRG 50VI = 21 V; VPRG; DCPRG = VCC 4 10 mA

ICC Supply current

No data transfer, all output OFF,VO = 1 V, R(IREF) = 10 kΩ 0.9 6

mA

No data transfer, all output OFF,VO = 1 V, R(IREF) = 1.3 kΩ 5.2 12

Data transfer 30 MHz, all output ON,VO = 1 V, R(IREF) = 1.3 kΩ 16

Data transfer 30 MHz, all output ON,VO = 1 V, R(IREF) = 640 Ω 30


http://www.ti.com



http://www.ti.com/lit/pdf/spra953

7




Electrical Characteristics (continued)VCC = 3 V to 5.5 V, TA = –40°C to 125°C (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNIT

(1) The deviation of each output from the average of OUT0-15 constant current. It is calculated by Equation 1.(2) The deviation of average of OUT1-15 constant current from the ideal constant-current value. It is calculated by Equation 2. The ideal

current is calculated by Equation 3.(3) The line regulation is calculated by Equation 4.(4) The load regulation is calculated by Equation 5.(5) Not tested. Specified by design

IO(LC)Constant sink current (seeFigure 10)

All output ON, VO = 1 V, R(IREF) = 640 Ω, 25°C 54 61 69mAAll output ON, VO = 1 V, R(IREF) = 640 Ω, Full

temperature 42 61 72

Ilkg Leakage output current All output OFF, VO = 15 V, R(IREF) = 640 Ω,OUT0 to OUT15 ±1 µA

ΔIO(LC0)Constant sink current error (seeFigure 10)

All output ON, VO = 1 V, R(IREF) = 640 Ω,OUT0 to OUT15, 25°C ±4%

All output ON, VO = 1 V, R(IREF) = 640 Ω,OUT0 to OUT15 (1), Full temperature ±12%

All output ON, VO = 1 V, R(IREF) = 1300 Ω,OUT0 to OUT15, 25°C ±4%

All output ON, VO = 1 V, R(IREF) = 1300 Ω,OUT0 to OUT15 (1), Full temperature ±8%


Device to device, Averaged current from OUT0 toOUT15, R(IREF) = 1920 Ω (20 mA) (2)

–2%0.4%


Device to device, Averaged current from OUT0 toOUT15, R(IREF) = 480 Ω (80 mA) (2)

–2.7%2%

ΔIO(LC3) Line regulation (see Figure 10)

All output ON, VO = 1 V, R(IREF) = 640 ΩOUT0 to OUT15 (3), 25°C ±4

%/V

All output ON, VO = 1 V, R(IREF) = 640 ΩOUT0 to OUT15 (3), Full temperature ±11

All output ON, VO = 1 V, R(IREF) = 1300 Ω ,OUT0 to OUT15 (3), 25°C ±4

All output ON, VO = 1 V, R(IREF) = 1300 Ω,OUT0 to OUT15 (3), Full temperature ±4

ΔIO(LC4) Load regulation (see Figure 10)

All output ON, VO = 1 V to 3 V, R(IREF) = 640 Ω,OUT0 to OUT15 (4), 25°C ±6

%/V

All output ON, VO = 1 V to 3 V, R(IREF) = 640 Ω,OUT0 to OUT15 (4), Full temperature ±20

All output ON, VO = 1 V to 3 V, R(IREF) = 1300 Ω,OUT0 to OUT15 (4), 25°C ±6

All output ON, VO = 1 V to 3 V, R(IREF) = 1300 Ω,OUT0 to OUT15 (4), Full temperature ±6

T(TEF) Thermal error flag threshold Junction temperature (5) 150 170 °CV(LED) LED open detection threshold 0.3 0.4 V

V(IREF)Reference voltageoutput R(IREF) = 640 Ω 1.2 1.24 1.28 V


http://www.ti.com



8




6.6 Switching CharacteristicsVCC = 3 V to 5.5 V, TA = –40°C to 125°C (unless otherwise noted)

PARAMETER TEST CONDITIONS MIN TYP MAX UNITtr0 Rise time

SOUT 16ns

tr1 OUTn, VCC = 5 V, TA = 60°C, DCn = 3 Fh 10 30tf0 Fall time

SOUT 16ns

tf1 OUTn, VCC = 5 V, TA = 60°C, DCn = 3 Fh 10 30tpd0

Propagation delay time

SCLK to SOUT (see Figure 12) 30 nstpd1 BLANK to OUT0 60 nstpd2 OUTn to XERR (see Figure 12 ) 1000 nstpd3 GSCLK to OUT0 (see Figure 12 ) 60 nstpd4 XLAT to IOUT (dot correction) (see Figure 12 ) 60 nstpd5 DCPRG to OUT0 (see Figure 12) 30 nstd Output delay time OUTn to OUT(n+1) (see Figure 12 ) 20 30 nston-err Output on-time error touton– Tgsclk (see Figure 12), GSn = 01 h, GSCLK = 11 MHz 10 –50 –90 ns


http://www.ti.com



-8

-6

-4

-2

0

2

4

6

8

-40 -20 0 20 40 60 80 100

T - Ambient Temperature - CA °

ΔI

- C

on

sta

nt

Ou

tpu

t C

urr

en

t -

%O

LC

V = 3.3 VCC

V = 5 VCC

I = 60 mAO

-8

-6

-4

-2

0

2

4

6

8

0 20 40 60 80

I - Output Current - mAO

ΔI

- C

on

sta

nt

Ou

tpu

t C

urr

en

t -

%O

LC

T = 25 C,

V = 5 VA

CC

°

55

56

57

58

59

60

61

62

63

64

65

0 0.5 1 1.5 2 2.5 3

V - Output Voltage - VO

I-

Ou

tpu

t C

urr

en

t -

mA

O

I = 60 mA,

V = 5 VO

CC T = 85 CA °

T = -40 CA °

T = 25 CA °

0

20

40

60

80

100

120

140

0 0.5 1 1.5 2 2.5 3

V - Output Voltage - VO

I-

Ou

tpu

t C

urr

en

t -

mA

O

T = 25 C,

V = 5 VA

CC

° I = 120 mAO

I = 100 mAO

I = 80 mAO

I = 60 mAO

I = 40 mAO

I = 20 mAO

I = 5 mAO

0

1 k

3 k

4 k

2 k

T − Free-Air Temperature − CAo

0-20 20 100

Po

wer

Dis

sip

ati

on

Rate

- m

W

-40 806040

TLC5940PWPPowerPAD Soldered

TLC5940PWPPowerPAD Unsoldered

TLC5940RHB

100

1 k

10 k

I − Output Current − mAO

0 20 60 100

Refe

ren

ce R

esis

tor,

R-

(IR

EF

)W

40 80 120

7.68 kΩ

1.92 kΩ

0.96 kΩ

0.64 kΩ

0.38 kΩ

0.32 kΩ

0.48 kΩ

9




6.7 Typical Characteristics

Figure 1. Reference Resistor vs Output Current Figure 2. Power Dissipation Rate vs Free-Air Temperature

Figure 3. Output Current vs Output Voltage Figure 4. Output Current vs Output Voltage

Figure 5. Constant Output Current, ΔIOLC vs AmbientTemperature

Figure 6. Constant Output Current, ΔIOLC vs Output Current


http://www.ti.com



0

20

40

60

80

100

120

140

0 10 20 30 40 50 60 70

Dot Correction Data - dec

I-

Ou

tpu

t C

urr

en

t -

mA

O

I = 5 mAO

I = 60 mAO

I = 80 mAO

I = 120 mAO

I = 30 mAO

T = 25 C,

V = 5 VA

CC

°

0

10

20

30

40

50

60

70

0 10 20 30 40 50 60 70

Dot Correction Data - dec

I-

Ou

tpu

t C

urr

en

t -

mA

O

T = -40 CA °

T = 25 CA °

T = 85 CA °

I = 60 mA,

V = 5 VO

CC

10




Typical Characteristics (continued)

Figure 7. Output Current vs DOT Correction Linearity (ABSValue)

Figure 8. Output Current vs DOT Correction Linearity (ABSValue)


http://www.ti.com



VCC

INPUT

GND

400 W

INPUT EQUIVALENT CIRCUIT

(BLANK, XLAT, SCLK, SIN, GSCLK, DCPRG)

23 W

23

SOUT

GND

OUTPUT EQUIVALENT CIRCUIT (SOUT)

_

+

Amp

400 W

100 W

VCC

INPUT

GND

INPUT EQUIVALENT CIRCUIT (IREF)

XERR

GND

OUTPUT EQUIVALENT CIRCUIT (XERR)

23 W

INPUT

INPUT

GND

GND

INPUT EQUIVALENT CIRCUIT (VCC)

INPUT EQUIVALENT CIRCUIT (VPRG)

OUT

GND

OUTPUT EQUIVALENT CIRCUIT (OUT)

VCC

W

V(IREF)

11




7 Parameter Measurement InformationResistor values are equivalent resistances, and they are not tested.

Figure 9. Input and Output Equivalent Circuits


http://www.ti.com



1.00E+00

1.00E+01

1.00E+02

1.00E+03

1.00E+04

100 110 120 130 140 150 160

Continuous TJ (°C)

Es

tim

ate

d L

ife

(Y

ea

rs)

Wirebond Voiding

Fail Mode (PWP)

Wirebond Voiding

Fail Mode (RHB)

Notes:

1. See datasheet for absolute maximum and minimum recommended operating conditions.

2. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include

package interconnect life).

3. Enhanced plastic product disclaimer applies.

SOUT

OUTn

t , t , tr0 f0 pd0 t , t , t , t , t , t , t , tr1 f1 pd1 pd2 pd3 pd4 pd5 d

VO = 4V

Testpoint

C = 15pFL

Testpoint

R = 51WL

C = 15pFL

V = 1VO

OUTn

V = 1V to 3VO

OUTn

IREF

R 470kΩ(IREG)

Testpoint

V(IREF)

VCC

XERR

tpd3

I , I , I , I , IO(LC) O(LC0) O(LC1) O(LC2) O(LC3)D D D D DIO(LC4)

= 640W

12




Parameter Measurement Information (continued)

Figure 10. Parameter Measurement Circuits

Figure 11. TLC5940-EP Mold Compound Operating Life


http://www.ti.com



0.2

100

)V0.1VatI(

)V0.1VatI()V0.3VatI()V/(%

OUTnOUTn

OUTnOUTnOUTnOUTn´

=

=-==D

5.2

100

)V0.3VatI(

)V0.3VatI()V5.5VatI()V/(%

CCOUTn

CCOUTnCCOUTn´

=

=-==D

÷÷ø

öççè

æ´=

IREF)IDEAL(OUT

R

V24.15.31I

100I

II(%)

)IDEAL(OUT

)IDEAL(OUTOUTavg´

-=D

100I

II(%)

150_OUTavg

150_OUTavgOUTn´

-=D

-

-

13




7.1 Test Parameter Equations

(1)

(2)

(3)

(4)

(5)


http://www.ti.com



Delayx0

12−Bit Grayscale

PWM Control

DC Register

GS Register

DC EEPROM


LED Open Detection

TemperatureError Flag

(TEF)

Max. OUTnCurrent

Delayx1

12−Bit GrayscalePWM Control

DC Register

GS Register

DC EEPROM


LED Open Detection

Delayx15

6−Bit Dot

12−Bit Grayscale

PWM Control

DC Register

GS Register

DC EEPROM


LED Open Detection

OUT0

OUT1

OUT15

SOUT

SINSCLK

IREF

XERR

XLAT

GSCLK

BLANK

DCPRG

DCPRG

DCPRG

VPRG

VPRG

VPRG

GNDVCC

VPRG

InputShift

Register

InputShift

Register

VPRG 110

2312

191180

9590

116

5

VPRG

0

0

95

96

191

LED OpenDetection

(LOD)

5

9590

6 11

DCPRG

0

192

96

01

01 0

1

01

GS Counter CNT

CNT

CNT

CNT

96

96

StatusInformation:

LOD,TED,

DC DATA

192

0

191

1

0

0

1

VREF =1.24 V

Correction



01

Blank

14




8 Detailed Description

8.1 OverviewThe TLC5940-EP is a 16-channel constant current sink driver. Each channel has an individually-adjustable,4096-step, pulse width modulation (PWM), grayscale (GS) brightness control, and a 64-step dot correctionbrightness control. GS data and DC data are input via a serial interface port. The dot correction data is stored inan integrated EEPROM. The TLC5940-EP has a 120-mA current capability. The maximum current value of allchannels is determined by an external resistor. The TLC5940-EP has a LED open detection (LOD) function thatindicates a broken or disconnected LED at an output terminal and a thermal error flag (TEF) indicates anovertemperature condition.

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Serial InterfaceThe TLC5940-EP has a flexible serial interface, which can be connected to microcontrollers or digital signalprocessors in various ways. Only 3 pins are needed to input data into the device. The rising edge of SCLK signalshifts the data from the SIN pin to the internal register. After all data is clocked in, a high-level pulse of XLATsignal latches the serial data to the internal registers. The internal registers are level-triggered latches of XLATsignal. All data are clocked in with the MSB first. The length of serial data is 96 bit or 192 bit, depending on theprogramming mode. Grayscale data and dot correction data can be entered during a grayscale cycle. Althoughnew grayscale data can be clocked in during a grayscale cycle, the XLAT signal should only latch the grayscaledata at the end of the grayscale cycle. Latching in new grayscale data immediately overwrites the existinggrayscale data. Figure 12 shows the timing chart. More than two TLC5940-EPs can be connected in series byconnecting an SOUT pin from one device to the SIN pin of the next device. An example of cascading twoTLC5940-EPs is shown in Figure 13 and the timing chart is shown in Figure 14. The SOUT pin can also beconnected to the controller to receive status information from TLC5940-EP as shown in Figure 23.


http://www.ti.com



SIN SOUTSIN(a) SOUT(b)

TLC5940 (a)

GSCLK,

BLANK,

SIN SOUT

TLC5940 (b)

SCLK, XLAT,

VPRG

DCPRG,

VPRG

XLAT

SIN

SCLK

SOUT

BLANK

GSCLK

OUT0

(current)

OUT1

(current)

OUT15

(current)

XERR

1 96

DCMSB

DCLSB

DCMSB

1 192 193 1 192 193 1

1 4096

tsu4th4

twh3

1

GS1MSB

GS1LSB

GS1MSB

GS2MSB

GS2LSB

GS2MSB

SID2MSB

SID2MSB-1

SID1MSB

SID1MSB-1

SID1LSB

GS3MSB

- --

twh2

tsu2 tsu1 twh0

twl0

tsu0th0

tpd0

tpd1

t + tpd1 d

t + 15 x tpd1 d

tpd3

td

15 x td

tpd2

t + tpd3 d

tpd3tpd4twl1

twh1

DC Data Input Mode GS Data Input Mode

1st GS Data Input Cycle 2nd GS Data Input Cycle

1st GS Data Output Cycle 2nd GS Data Output Cycle

tsu3th3

th2th1

tsu5

Tgsclk

touton

15




Feature Description (continued)

Figure 12. Serial Data Input Timing Chart

Figure 13. Cascading Two TLC5940-EP Devices


http://www.ti.com



VPRG

XLAT

SIN(a )

SCLK

SOUT(b)

BLANK

GSCLK

OUT0

(current)

OUT1

(current)

OUT15

(current)

XERR

1

192X2

DCb

MSBDCa

LSB

DCbMSB

1 384 385 1 384 385 1

1 4096 1

GSb1

MSBGSa1

LSB

GSb1MSB

GSb2MSB

GSa2

LSB

GSb2

MSB

SIDb2MSB

SIDb2MSB-1

SIDb1MSB

SIDb1MSB-1

SIDa1LSB

GSb3

MSB

- --

192

96X2

16




Feature Description (continued)

Figure 14. Timing Chart for Two Cascaded TLC5940-EP Devices

8.3.2 Error Information OutputThe open-drain output XERR is used to report both of the TLC5940-EP error flags, TEF and LOD. During normaloperating conditions, the internal transistor connected to the XERR pin is turned off. The voltage on XERR ispulled up to VCC through an external pullup resistor. If TEF or LOD is detected, the internal transistor is turnedon, and XERR is pulled to GND. Since XERR is an open-drain output, multiple ICs can be OR'ed together andpulled up to VCC with a single pullup resistor. This reduces the number of signals needed to report a system error(see Figure 23).

To differentiate LOD and TEF signal from XERR pin, LOD can be masked out with BLANK = HIGH.

Table 1. XERR Truth TableERROR CONDITION ERROR INFORMATION SIGNALS

TEMPERATURE OUTn VOLTAGE TEF LOD BLANK XERRTJ < T(TEF) Don't Care L X

HH

TJ > T(TEF) Don't Care H X L

TJ < T(TEF)OUTn > V(LED) L L

L

HOUTn < V(LED) L H L

TJ > T(TEF)OUTn > V(LED) H L LOUTn < V(LED) H H L


http://www.ti.com



Imax

V(IREF)

R(IREF)

31.5= ×

17




8.3.3 TEF: Thermal Error FlagThe TLC5940-EP provides a temperature error flag (TEF) circuit to indicate an overtemperature condition of theIC. If the junction temperature exceeds the threshold temperature (160°C typical), TEF becomes H and XERRpin goes to low level. When the junction temperature becomes lower than the threshold temperature, TEFbecomes L and XERR pin becomes high impedance. TEF status can also be read out from the TLC5940-EPstatus register.

8.3.4 LOD: LED Open DetectionThe TLC5940-EP has an LED-open detector that detects broken or disconnected LEDs. The LED open detectorpulls the XERR pin to GND when an open LED is detected. XERR and the corresponding error bit in the StatusInformation Data is only active under the following open-LED conditions.1. OUTn is on and the time tpd2 (1 µs typical) has passed.2. The voltage of OUTn is < 0.3 V (typical)

The LOD status of each output can be also read out from the SOUT pin. See Status Information Output fordetails. The LOD error bits are latched into the Status Information Data when XLAT returns to a low after a high.Therefore, the XLAT pin must be pulsed high then low while XERR is active in order to latch the LOD error intothe Status Information Data for subsequent reading via the serial shift register.

8.3.5 Delay Between OutputsThe TLC5940-EP has graduated delay circuits between outputs. These circuits can be found in the constantcurrent driver block of the device (see Functional Block Diagram). The fixed-delay time is 20 ns (typical), OUT0has no delay, OUT1 has 20-ns delay, and OUT2 has 40-ns delay, and so forth. The maximum delay is 300 nsfrom OUT0 to OUT15. The delay works during switch on and switch off of each output channel. These delaysprevent large inrush currents which reduces the bypass capacitors when the outputs turn on.

8.3.6 Output EnableAll OUTn channels of the TLC5940-EP can be switched off with one signal. When BLANK is set high, all OUTnchannels are disabled, regardless of logic operations of the device. The grayscale counter is also reset. WhenBLANK is set low, all OUTn channels work under normal conditions. If BLANK goes low and then back highagain in less than 300 ns, all outputs programmed to turn on still turn on for either the programmed number ofgrayscale clocks, or the length of time that the BLANK signal was low, which ever is lower. For example, if alloutputs are programmed to turn on for 1 ms, but the BLANK signal is only low for 200 ns, all outputs still turn onfor 200 ns, even though some outputs are turning on after the BLANK signal has already gone high.

Table 2. BLANK Signal Truth TableBLANK OUT0 - OUT15

LOW Normal conditionHIGH Disabled

8.3.7 Setting Maximum Channel CurrentThe maximum output current per channel is programmed by a single resistor, R(IREF), which is placed betweenIREF pin and GND pin. The voltage on IREF is set by an internal band gap V(IREF) with a typical value of1.24 V. The maximum channel current is equivalent to the current flowing through R(IREF) multiplied by a factor of31.5. The maximum output current per channel can be calculated by Equation 6:

where• V(IREF) = 1.24 V.• R(IREF) = User-selected external resistor. (6)

Imax must be set between 5 mA and 120 mA. The output current may be unstable if Imax is set lower than 5 mA.Output currents lower than 5 mA can be achieved by setting Imax to 5 mA or higher and then using dot correction.


http://www.ti.com



DC 0.0

0

DC 1.0

6

DC 15.0

90

DC 15.5

95

DC 0.5

5

DC 14.5

89

MSB LSB

DC OUT15 DC OUT0DC OUT14 − DC OUT2

IOUTn

ImaxDCn

63= ×

18




Figure 1 shows the maximum output current IO versus R(IREF). R(IREF) is the value of the resistor between IREFterminal to GND, and IO is the constant output current of OUT0 to OUT15. A variable power supply may beconnected to the IREF pin through a resistor to change the maximum output current per channel. The maximumoutput current per channel is 31.5 times the current flowing out of the IREF pin.

8.4 Device Functional Modes

8.4.1 Operating ModesThe TLC5940-EP has operating modes depending on the signals DCPRG and VPRG. Table 3 shows theavailable operating modes. The TPS5940 GS operating mode (see Figure 12) and shift register values are notdefined after power up. One solution to solve this is to set dot correction data after TLS5940 power up andswitch back to GS PWM mode. The other solution is to overflow the input shift register with 193 bits of dummydata and latch it while TLS540 is in GS PWM mode. The values in the input shift register, DC register and GSregister are unknown just after power on. The DC and GS register values should be properly stored through theserial interface before starting the operation.

Table 3. TLC5940-EP Operating Modes Truth TableSIGNAL

INPUT SHIFT REGISTER MODE DC VALUEDCPRG VPRG

LGND 192 bit Grayscale PWM Mode

EEPROMH DC RegisterL

VCC 96 bit Dot Correction Data Input ModeEEPROM

H DC RegisterL

V(VPRG) X EEPROM Programming ModeEEPROM

H Write DC register value to EEPROM. (Defaultdata: 3Fh)

8.4.2 Setting Dot CorrectionThe TLC5940-EP has the capability to fine adjust the output current of each channel OUT0 to OUT15independently. This is also called dot correction. This feature is used to adjust the brightness deviations of LEDsconnected to the output channels OUT0 to OUT15. Each of the 16 channels can be programmed with a 6-bitword. The channel output can be adjusted in 64 steps from 0% to 100% of the maximum output current Imax. Dotcorrection for all channels must be entered at the same time. Equation 7 determines the output current for eachoutput n:

where• Imax = the maximum programmable output current for each output.• DCn = the programmed dot correction value for output n (DCn = 0 to 63).• n = 0 to 15 (7)

Figure 15 shows the dot correction data packet format which consists of 6 bits × 16 channel, total 96 bits. Theformat is Big-Endian format. This means that the MSB is transmitted first, followed by the MSB-1, and so forth.The DC 15.5 in Figure 15 stands for the 5th most significant bit for output 15.

Figure 15. Dot Correction Data Packet Format


http://www.ti.com



VPRG

DCPRG

XLAT

SIN

SCLK

SOUT

1 96

DCMSB

-

DCMSB

DCLSB

VCC

V(PRG)

tsu6 tprog th5

tsu1

DC n

MSB

DC nMSB−1

DC nMSB−2

DC nLSB+1

DC nLSB

DC nMSB

DC n+1MSB

DC n+1MSB−1

DC nMSB−1

DC nMSB−2

DC n−1LSB

DC n−1LSB+1

DC n−1MSB

DC n−1MSB−1

DC n−1MSB−2

1 2 3 95 96 1 2SCLK

SOUT

SIN

VPRG

XLAT

DC Mode Data

Input Cycle nDC Mode Data

Input Cycle n+1VCC

twh0

twl0

DC n−1LSB

twh2

th1

19




When VPRG is set to VCC, the TLC5940-EP enters the dot correction data input mode. The length of input shiftregister becomes 96 bits. After all serial data are shifted in, the TLC5940-EP writes the data in the input shiftregister to DC register when XLAT is high, and holds the data in the DC register when XLAT is low. The DCregister is a level triggered latch of XLAT signal. Since XLAT is a level-triggered signal, SCLK and SIN must notbe changed while XLAT is high. After XLAT goes low, data in the DC register is latched and does not change.BLANK signal does not need to be high to latch in new data. XLAT has setup time (tsu1) and hold time (th1) toSCLK as shown in Figure 16.

Figure 16. Dot Correction Data Input Timing Chart

The TLC5940-EP also has an EEPROM to store dot correction data. To store data from the dot correctionregister to EEPROM, DCPRG is set to high after applying VPRG to the VPRG pin. Figure 17 shows the EEPROMprogramming timings. The EEPROM has a default value of all 1s.

Figure 17. EEPROM Programming Timing Chart


http://www.ti.com



GS 0.0

0

GS 1.0

12

GS 15.0

180

GS 15.11

191

GS 0.11

11

GS 14.11

179

MSB LSB

GS OUT15 GS OUT0GS OUT14 − GS OUT2

Brightness in %GSn4095

100= ×

DCPRG

OUT0(Current)

tpd5 tpd5

OUT15(Current)

20




Figure 18. DCPRG and OUTn Timing Diagram

8.4.3 Setting GrayscaleThe TLC5940-EP can adjust the brightness of each channel OUTn using a PWM control scheme. The use of 12bits per channel results in 4096 different brightness steps, respective 0% to 100% brightness. Equation 8determines the brightness level for each output n:

where• GSn = the programmed grayscale value for output n (GSn = 0 to 4095)• n = 0 to 15• Grayscale data for all OUTn (8)

Figure 19 shows the grayscale data packet format which consists of 12 bits × 16 channels, totaling 192 bits. Theformat is Big-Endian format. This means that the MSB is transmitted first, followed by the MSB-1, and so forth.

Figure 19. Grayscale Data Packet Format

When VPRG is set to GND, the TLC5940-EP enters the grayscale data input mode. The device switches theinput shift register to 192-bit width. After all data is clocked in, a rising edge of the XLAT signal latches the datainto the grayscale register (see Figure 12). New grayscale data immediately becomes valid at the rising edge ofthe XLAT signal; therefore, new grayscale data should be latched at the end of a grayscale cycle when BLANK ishigh. The first GS data input cycle after dot correction requires an additional SCLK pulse after the XLAT signal tocomplete the grayscale update cycle. All GS data in the input shift register is replaced with status informationdata (SID) after updated the grayscale register.

8.4.4 Status Information OutputThe TLC5940-EP does have a status information register, which can be accessed in grayscale mode(VPRG=GND). After the XLAT signal latches the data into the GS register the input shift register data will bereplaced with status information data (SID) of the device (see Figure 19). LOD, TEF, and dot correctionEEPROM data (DCPRG=LOW) or dot correction register data (DCPRG=HIGH) can be read out at SOUT pin.The status information data packet is 192 bits wide. Bits 0-15 contain the LOD status of each channel. Bit 16contains the TEF status. If DCPRG is low, bits 24-119 contain the data of the dot-correction EEPROM. If DCPRGis high, bits 24-119 contain the data of the dot-correction register. The remaining bits are reserved. The completestatus information data packet is shown in Figure 20.

SOUT outputs the MSB of the SID at the same time the SID are stored in the SID register, as shown Figure 21.The next SCLK pulse, which will be the clock for receiving the SMB of the next grayscale data, transmits MSB-1of SID. If output voltage is < 0.3 V (typical) when the output sink current turns on, LOD status flag becomesactive. The LOD status flag is an internal signal that pulls XERR pin down to low when the LOD status flagbecomes active. The delay time, tpd2 (1 µs maximum), is from the time of turning on the output sink current to


http://www.ti.com



VPRG

XLAT

SIN

SCLK

SOUT

BLANK

GSCLK

OUT0

(current)

OUT1

(current)

OUT15

(current)

XERR

1 192 193 1 192

1 4096

GS1MSB

GS1LSB

GS1MSB

GS2MSB

GS2LSB

GS2MSB

SID1MSB

SID1MSB-1

SID1LSB

- -

t + 15 x t + tpd3 d pd2

tpd3

td

15 x td

tpd2

GS Data Input Mode

1st GS Data Input Cycle 2nd GS Data Input Cycle

(1st GS Data Output Cycle)

tsuLOD> tpd4 + 15 x td + tpd3

LOD 15 DC 15.5 DC 0.0 XX X

0 23

LOD Data DC Values Reserved

MSB LSB

119 12024

TEF

LOD 0 TEF

16

X

15 191

21




the time LOD status flag becomes valid. The timing for each channel's LOD status to become valid is shifted bythe 30-ns (maximum) channel-to-channel turnon time. After the first GSCLK goes high, OUT0 LOD status isvalid; tpd3 + tpd2 = 60 ns + 1 µs. OUT1 LOD status is valid; tpd3 + td + tpd2 = 60 ns + 30 ns + 1 µs = 1.09 µs.OUT2 LOD status is valid; tpd3 + 2*td + tpd2 = 1.12 µs, and so on. It takes 1.51 µs maximum (tpd3 + 15*td +tpd2) from the first GSCLK rising edge until all LOD become valid; tsuLOD must be > 1.51 µs (see Figure 21) toensure that all LOD data are valid.

Figure 20. Status Information Data Packet Format

Figure 21. Readout Status Information Data (SID) Timing Chart


http://www.ti.com



GSCLK

BLANK

GS PWMCycle n

1 2 3 1

GS PWMCycle n+1

OUT0

OUT1

OUT15

XERR

n x t d

tpd1

tpd1 + td

tpd1 + 15 x td

tpd2

tpd3

twh1

twl1

twl1tpd3

4096

th4 twh3

tpd3+ n x td

tsu4

(Current)

(Current)

(Current)

22




8.4.5 Grayscale PWM OperationThe grayscale PWM cycle starts with the falling edge of BLANK. The first GSCLK pulse after BLANK goes lowincreases the grayscale counter by one and switches on all OUTn with grayscale value not zero. Each followingrising edge of GSCLK increases the grayscale counter by one. The TLC5940-EP compares the grayscale valueof each output OUTn with the grayscale counter value. All OUTn with grayscale values equal to the countervalues are switched off. A BLANK=H signal after 4096 GSCLK pulses resets the grayscale counter to zero andcompletes the grayscale PWM cycle (see Figure 22). When the counter reaches a count of FFFh, the counterstops counting and all outputs turn off. Pulling BLANK high before the counter reaches FFFh immediately resetsthe counter to zero.

Figure 22. Grayscale PWM Cycle Timing Chart


http://www.ti.com



TLC5940

SIN SOUT

OUT0 OUT15

SCLK

GSCLK

XLAT

VPRG

BLANK

IREF

XERR

DCPRG

TLC5940

SIN SOUT

OUT0 OUT15

SCLK

GSCLK

XLAT

VPRG

BLANK

IREF

XERR

DCPRG

IC 0 IC n

7

SIN

SCLK

GSCLK

XLAT

BLANK

XERR

DCPRGController

SOUT

VPRG_D

VPRG_OE

W_EEPROM

100 k

50 k

50 k

50 k

50 k

50 k

50 k

VPRG

100 nF

V(LED)V(LED)V(LED)V(LED)VCC

100 nF

V(22V)V(22V)

VCC VCC

23




9 Application and Implementation

NOTEInformation in the following applications sections is not part of the TI componentspecification, and TI does not warrant its accuracy or completeness. TI’s customers areresponsible for determining suitability of components for their purposes. Customers shouldvalidate and test their design implementation to confirm system functionality.

9.1 Application InformationThe device is a 16-channel, constant sink current, LED driver. This device can be connected in series to drivemany LED lamps with only a few controller ports. Output current control data, dot correction data and PWMcontrol data can be written from the SIN input terminal.

9.2 Typical Application

Figure 23. Cascading Devices

9.2.1 Design RequirementsFor this design example, use the input parameters shown in Table 4.

Table 4. Design ParametersPARAMETERS VALUES

VCC input voltage range 3 V to 5.5 VLED lamp (VLED) input voltage range >Maximum LED forward voltage (VF) + IC knee voltage

SIN, SCLK, XLAT, GSCLK, and BLANK voltage range Low level = GND, High level = VCC


http://www.ti.com



f(GSCLK)

4096 f(update)

f(SCLK)

193 f(update)

n

=

=

×

× ×

24




9.2.2 Detailed Design Procedures

9.2.2.1 Serial Data Transfer RateFigure 23 shows a cascading connection of n TLC5940-EP devices connected to a controller, building a basicmodule of an LED display system. The maximum number of cascading TLC5940-EP devices depends on theapplication system and is in the range of 40 devices. Equation 9 calculates the minimum frequency needed:

where• f(GSCLK): minimum frequency needed for GSCLK• f(SCLK): minimum frequency needed for SCLK and SIN• f(update): update rate of whole cascading system• n: number cascaded of TLC5940-EP device (9)

9.2.2.2 Grayscale (GS) DataThere are a total of 16 sets of 12-bit GS data for the PWM control of each output. Select the GS data of eachLED lamp and write the GS data to the register following the signal timing.

9.2.3 Application Curve

Figure 24. Output Waveform with Different Grayscale PWM Data


http://www.ti.com



GND

BLANK

OUT11

OUT10

OUT15

OUT14

OUT13

OUT12

XLAT

SCLK

VCC

IREF

GSCLK

SOUTSIN

VPRG

OUT0

OUT1

OUT2

OUT3

OUT4

OUT5

OUT6

OUT7

1

2

6

8

10

12

13

3

4

5

7

9

11

14

27

25

23

21

20

18

17

28

26

24

22

19

GND VCC

ThermalPad

GND

Via toHeatsink

Layer

15

16 OUT9

OUT8

XERR

DCPRG

25




10 Power Supply RecommendationsThe VCC power supply voltage should be decoupled by placing a 0.1-µF ceramic capacitor close to VCC pin andGND plane. Depending on panel size, several electrolytic capacitors must be placed on board equally distributedto get a well-regulated LED supply voltage (VLED). VLED voltage ripple should be less than 5% of its nominalvalue. Furthermore, the VLED should be set to the voltage calculated by Equation 10:

VLED > VF + 0.4 V ( 10-mA constant current example)

where• Vf = maximum forward voltage of all LEDs (10)

11 Layout

11.1 Layout Guidelines1. Place the decoupling capacitor near the VCC pin and GND plane.2. Place the current programming resistor Riref close to IREF pin and IREFGND pin.3. Route the GND pattern as widely as possible for large GND currents.4. Routing wire between the LED cathode side and the device OUTn pin should be as short and straight as

possible to reduce wire inductance.5. When several ICs are chained, symmetric placements are recommended.

11.2 Layout Example

Figure 25. Layout Recommendation


http://www.ti.com



P = V x I +D CC CC

V x IOUT MAX

xDCn

63x d

PWMx N(( ))

26




11.3 Power Dissipation CalculationThe device power dissipation must be below the power dissipation rating of the device package to ensure correctoperation. Equation 11 calculates the power dissipation of device:

where• VCC: device supply voltage• ICC: device supply current• VOUT: TLC5940-EP OUTn voltage when driving LED current• IMAX: LED current adjusted by R(IREF) Resistor• DCn: maximum dot correction value for OUTn• N: number of OUTn driving LED at the same time• dPWM: duty cycle defined by BLANK pin or GS PWM value (11)


http://www.ti.com



27




12 Device and Documentation Support

12.1 Receiving Notification of Documentation UpdatesTo receive notification of documentation updates, navigate to the device product folder on ti.com. In the upperright corner, click on Alert me to register and receive a weekly digest of any product information that haschanged. For change details, review the revision history included in any revised document.

12.2 Community ResourcesThe following links connect to TI community resources. Linked contents are provided "AS IS" by the respectivecontributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms ofUse.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaborationamong engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and helpsolve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools andcontact information for technical support.

12.3 TrademarksE2E is a trademark of Texas Instruments.All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge CautionThese devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foamduring storage or handling to prevent electrostatic damage to the MOS gates.

12.5 GlossarySLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable InformationThe following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and revision ofthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.


http://www.ti.com



http://www.ti.com/corp/docs/legal/termsofuse.shtml

http://www.ti.com/corp/docs/legal/termsofuse.shtml

http://e2e.ti.com

http://support.ti.com/

http://www.ti.com/lit/pdf/SLYZ022

PACKAGE OPTION ADDENDUM

www.ti.com 8-Mar-2016

Addendum-Page 1

PACKAGING INFORMATION

Orderable Device Status(1)

Package Type PackageDrawing

Pins PackageQty

Eco Plan(2)

Lead/Ball Finish(6)

MSL Peak Temp(3)

Op Temp (°C) Device Marking(4/5)

Samples

TLC5940QPWPREP ACTIVE HTSSOP PWP 28 2000 Green (RoHS& no Sb/Br)

CU NIPDAU Level-2-260C-1 YEAR -40 to 125 TLC5940EP

TLC5940QRHBREP ACTIVE VQFN RHB 32 3000 Green (RoHS& no Sb/Br)


V62/10610-01XE ACTIVE HTSSOP PWP 28 2000 Green (RoHS& no Sb/Br)


V62/10610-01YE ACTIVE VQFN RHB 32 3000 Green (RoHS& no Sb/Br)


(1) The marketing status values are defined as follows:ACTIVE: Product device recommended for new designs.LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.PREVIEW: Device has been announced but is not in production. Samples may or may not be available.OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availabilityinformation and additional product content details.TBD: The Pb-Free/Green conversion plan has not been defined.Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement thatlead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used betweenthe die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weightin homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuationof the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finishvalue exceeds the maximum column width.

http://www.ti.com/product/TLC5940-EP?CMP=conv-poasamples#samplebuy




http://www.ti.com/productcontent

PACKAGE OPTION ADDENDUM


Addendum-Page 2

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on informationprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken andcontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC5940-EP :

• Catalog: TLC5940

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

http://focus.ti.com/docs/prod/folders/print/tlc5940.html

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device PackageType

PackageDrawing

Pins SPQ ReelDiameter

(mm)

ReelWidth

W1 (mm)

A0(mm)

B0(mm)

K0(mm)

P1(mm)

W(mm)

Pin1Quadrant

TLC5940QRHBREP VQFN RHB 32 3000 330.0 12.4 5.3 5.3 1.5 8.0 12.0 Q2

PACKAGE MATERIALS INFORMATION


Pack Materials-Page 1

*All dimensions are nominal

Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)

TLC5940QRHBREP VQFN RHB 32 3000 367.0 367.0 35.0

PACKAGE MATERIALS INFORMATION


Pack Materials-Page 2

http://www.ti.com/lit/slma002

http://www.ti.com/lit/SLMA002

http://www.ti.com/lit/SLMA004



http://www.ti.com/lit/slua271

http://www.ti.com/lit/slua271

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and otherchanges to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latestissue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current andcomplete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of salesupplied at the time of order acknowledgment.TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s termsand conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessaryto support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarilyperformed.TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products andapplications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provideadequate design and operating safeguards.TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, orother intellectual property right relating to any combination, machine, or process in which TI components or services are used. Informationpublished by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty orendorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of thethird party, or a license from TI under the patents or other intellectual property of TI.Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alterationand is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altereddocumentation. Information of third parties may be subject to additional restrictions.Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or servicevoids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.TI is not responsible or liable for any such statements.Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirementsconcerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or supportthat may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards whichanticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might causeharm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the useof any TI components in safety-critical applications.In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is tohelp enable customers to design and create their own end-product solutions that meet applicable functional safety standards andrequirements. Nonetheless, such components are subject to these terms.No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the partieshave executed a special agreement specifically governing such use.Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use inmilitary/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI componentswhich have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal andregulatory requirements in connection with such use.TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use ofnon-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products ApplicationsAudio www.ti.com/audio Automotive and Transportation www.ti.com/automotiveAmplifiers amplifier.ti.com Communications and Telecom www.ti.com/communicationsData Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computersDLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-appsDSP dsp.ti.com Energy and Lighting www.ti.com/energyClocks and Timers www.ti.com/clocks Industrial www.ti.com/industrialInterface interface.ti.com Medical www.ti.com/medicalLogic logic.ti.com Security www.ti.com/securityPower Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defenseMicrocontrollers microcontroller.ti.com Video and Imaging www.ti.com/videoRFID www.ti-rfid.comOMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.comWireless Connectivity www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265Copyright © 2016, Texas Instruments Incorporated

http://www.ti.com/audio

http://www.ti.com/automotive

http://amplifier.ti.com

http://www.ti.com/communications

http://dataconverter.ti.com

http://www.ti.com/computers

http://www.dlp.com

http://www.ti.com/consumer-apps

http://dsp.ti.com

http://www.ti.com/energy

http://www.ti.com/clocks

http://www.ti.com/industrial

http://interface.ti.com

http://www.ti.com/medical

http://logic.ti.com

http://www.ti.com/security

http://power.ti.com

http://www.ti.com/space-avionics-defense

http://microcontroller.ti.com

http://www.ti.com/video

http://www.ti-rfid.com

http://www.ti.com/omap

http://e2e.ti.com

http://www.ti.com/wirelessconnectivity