Vishwakarma Institute of Technology, Pune Department of Electronics & Telecommunication Engineering Structure and Syllabus AY 2014-15
Vishwakarma Institute of Technology, Pune
Department of Electronics & Telecommunication Engineering
Structure and Syllabus AY 2014-15
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17
BansilalRamnathAgarwal Charitable Trust’s
Vishwakarma Institute of Technology (An Autonomous Institute affiliated to University of Pune)
Structure & Syllabus of
S.Y. B.Tech. (Electronics Engineering)
Pattern ‘B-14’
Academic Year 2014-15
Prepared by: - Board of Studies in Electronics Engineering
Approved by: - Academic Board, Vishwakarma Institute of Technology, Pune
Signed by
Chairman – BOS Chairman – Academic Board
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17
S.No CONTENTS Page No
1 Structure 1-20
2 Module 3 Syllabi 21-36
2.1 Semiconductor devices and circuits EC20101 21
2.2 Semiconductor devices and circuits (Lab) EC20301 23
2.3 Semiconductor devices and circuits (Tut) 24
2.4 Analog Communication EC20102 25
2.5 Analog Communication (Lab) EC20302 27
2.6 Analog Communication (Tut) 28
2.7 Linear Algebra & Statistics EC20103 29
2.8 Signals and Systems EC20104 31
2.9 Electrical Machines EC21102 33
2.10 Electrical Machines (Lab) EC21301 35
2.11 Miniproject EC27401 36
3 Module 4 Syllabi 37-53
3.1 Control Systems EC21101 37
3.2 Control Systems (Tut) 39
3.3 Digital Electronics EC20105 40
3.4 Digital Electronics (Lab) EC20303 42
3.5 Digital Electronics (Tut) 43
3.6 Data Structure & Algorithms EC20106 44
3.7 Data Structure & Algorithms (Lab) EC20304 46
3.8 Networks and Lines EC20107 48
3.9 Electronic Instrumentation & Measurement EC21103 50
3.10 Electronic Instrumentation & Measurement (Lab) EC21302 52
3.11 Miniproject EC27402 53
4 Skill Development courses Syllabi (Offered in module 3 and 4) 54-63
4.1 Applied Electromechanics for Robotics EC24301 54
4.2 MATLAB fundamentals and programming
techniques
EC24303 55
4.3 Electronics Hardware Workshop EC24304 56
4.4 C++ Programming EC24306 57
4.5 Pspice based Circuit Simulation EC24308 59
4.6 Event Driven Circuit Simulation EC24310 60
4.7 Fundamentals of Engineering Mathematics EC24312 61
4.8 Introduction to Linux EC24313 62
5 64-67
5.1 Technical Writing HS20108 64
5.2 General Seminar II HS20307 66
5.3 Comprehensive Viva voce EC20401 68
5.4 Comprehensive Viva voce EC20402 69
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 1 of 69
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
F.Y. B.TechStructure with effect from Academic Year 2014-15
Module 1
Code Sub-ject
Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10109 S1 Linear Algebra and Random Variables
3 - 1 10 20 5 5 - 60 4
HS10103 S2 Modern Physics 3 - 1 10 20 5 5 - 60 4
CH10101 S3 Chemistry 3 - - 15 20 5 - - 60 3
ME10101 S4 Engineering Graphics 3 - - 15 20 5 - - 60 3
HS16101 HS16103 HS16105 HS16107
S5 (OE)
Sociology Psychology Philosophy EVS
2 - - 15 20 5 - - 60 2
HS10301 Lab 1
Engineering Graphics Lab - 2 - - - - 70 30 1
CH10301 Lab 2
Science Lab - 2 - - - - 70 30 1
HS153xx
Lab 3
General Proficiency* - 2 - - - - 70 30 1
HS15301 HS15302 HS15303 HS15304
Lab 4
English I * French I German I Spanish I
- 2 - - - - 70 30 1
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 2 of 69
HS15305
Japanese I
HS14301
Lab 5
Engineering Workshop* - 2 - - - - 70 30 1
HS17401
Mini Proj.
Mini Project - 4 - - - - 70 30 2
TOTAL 14 14 2 23
F.Y. B.TechStructure with effect from Academic Year 2014-15 Module 2
Code Sub- ject
Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10102
S1 Differential and Integral Calculus
3 - 1 10 20 5 5 - 60 4
HS10104 S2 Engineering Mechanics
3 - 1 10 20 5 5 - 60 4
HS10108
S3 Electrical Engineering Fundamentals
3 - - 15 20 5 - - 60 3
CS10102 S4 Computer Programming
3 - - 15 20 5 - - 60 3
HS16102 HS16104 HS16106 HS16108
S5 (OE)
Economics Management Technology Cost & Acc. Business Law
2 - - 15 20 5 - - 60 2
CS10302
Lab 1 Computer Programming - 2 - - - - 70 30 1
HS10306
Lab 2 Engineering Lab - 2 - - - - 70 30 1
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 3 of 69
HS153xx
Lab 3 General Proficiency* - 2 - - - - 70 30 1
HS15306 HS15307 HS15308 HS15309 HS15310
Lab 4 French II* German II Spanish II Japanese II English II
- 2 - - - - 70 30 1
HS14302
Lab 5 Trade Workshop* - 2 - - - - 70 30 1
HS17402
Mini Proj.
Mini Project - 4 - - - - 70 30 2
TOTAL 14 14 2 23
F.Y. B.Tech Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10107
Lab Communication Skill* - 2 - - - - 70 30 1
TOTAL - 2 - 1
F.Y. B.Tech. Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS17301 Lab General Seminar-I* - 2 - - - - 70 30 1
TOTAL - 2 - 1
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 4 of 69
BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 3
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC20101 Semiconductor Devices & circuits
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC20102 Analog Communication
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC20103 Linear Algebra & Statistics
Theory – Core
3 - - 15 20 5 - - 60 3
EC20104 Signals and Systems
Theory – Core
3 - - 15 20 5 - - 60 3
EC21102 Electrical Machines
Theory – MD
2 - - 15 20 5 - - 60 2
EC20301 Semiconductor Devices & circuits
Lab – Core
- 2 - - - - 70 30 1
EC21301 Electrical Machines
Lab – MD
- 2 - - - - 70 30 1
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 5 of 69
EC20302 Analog Communication
Lab – Core
- 2 - - - - 70 30 1
Lab – SD
- 2 - - - - 70 30 1
EC27401 Mini Proj. Project - 4 - - - - 70 30 2
EC20401 Comprehensive Viva Voce*
Oral - - - - - - - - 100 2
TOTAL 14 12 2 24
* Based on Signals and Systems and Analog Communication
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 6 of 69
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 4
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC21101
Control Systems
Theory - MD
3 - 1 10 20 5 5 - 60 4
EC20105 Digital Electronics
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC20106
Data Structure & Algorithms
Theory – Core
3 - - 15 20 5 - - 60 3
EC20107 Networks and Lines
Theory – Core
3 - - 15 20 5 - - 60 3
EC21103 Electronic Instrumentation & Measurement
Theory – MD
2 - - 15 20 5 - - 60 2
EC20303 Digital Electronics
Lab – Core
- 2 - - - - 70 30 1
EC20304 Data Structure & Algorithms
Lab – Core
- 2 - - - - 70 30 1
EC21302 Electronic Instrumentation & Measurement
Lab – MD
- 2 - - - - 70 30 1
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 7 of 69
Lab – SD
- 2 - - - - 70 30 1
EC27402 Mini Proj. Project - 4 - - - - 70 30 2
EC20402 Comprehensive Viva Voce**
Oral - - - - - - - - 100 2
TOTAL 14 12 2 24
**Based on Digital Electronics and Data Structure & Algorithms
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 8 of 69
BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15
Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS20108 Lab Technical Writing
- 2 - - - - 70 30 1
TOTAL - 2 - 1
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS20307 Lab General Seminar-II
- 2 - - - - 70 30 1
TOTAL - 2 - 1
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 9 of 69
List of Skill Development courses (Lab)
Course Name Course code
Applied Electromechanics for Robotics EC24301
Matlab fundamentals and programming techniques EC24303
Electronic Hardware Workshop EC24304
C++ Programming EC24306
Pspice based circuit simulation EC24308
Event driven circuit simulation EC24310
Fundamentals of Engineering Mathematics * EC24312
Introduction to Linux EC24313
* ONLY FOR SECOND YEAR DIRECT ADMITTED STUDENTS
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 10 of 69
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15
Module 5
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC30101 Microcontroller & Applications
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC30102 Digital Communication
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC30103 Digital Signal Processing
Theory – Core
3 - - 15 20 5 - - 60 3
EC30109 Digital Circuits
Theory – Core
3 - - 15 20 5 - - 60 3
EC31102 Computer Architecture &
Operating System
Theory – MD
2 - - 15 20 5 - - 60 2
EC30306 Microcontroller & Applications
Lab
Lab – Core
- 2 - - - - 70 30 1
EC30307 Digital Signal Processing Lab
Lab – Core
- 2 - - - - 70 30 1
EC30308 Digital Communication
Lab
Lab – Core
- 2 - - - - 70 30 1
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 11 of 69
Lab 4 Lab – PD
- 2 - - - - 70 30 1
EC30401 Comprehensive Viva Voce
Oral - - - - - - - - 100 2
TOTAL 14 8 2 22
***Based on Microcontroller & Applications and Digital Signal Processing
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 12 of 69
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 6
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC30104 Electromagnetic Engineering
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC30105 Analog Circuits
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC30106 Power Electronics
Theory – Core
3 - - 15 20 5 - - 60 3
EC30107 Digital Integrated Circuits
Theory – Core
3 - - 15 20 5 - - 60 3
EC31103 Solar System and Solar Electricity
Theory – MD
2 - - 15 20 5 - - 60 2
EC30303 Analog Circuits
Lab – Core
- 2 - - - - 70 30 1
EC30309 Power Electronics Lab
Lab – Core
- 2 - - - - 70 30 1
EC30310 Digital Integrated Circuits Lab
Lab – Core
- 2 - - - - 70 30 1
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 13 of 69
Lab 4 Lab – PD
- 2 - - - - 70 30 1
EC30402 Comprehensive Viva Voce****
Oral - - - - - - - - 100 2
TOTAL 14 8 2 22
**** Based on Power Electronicsand Digital Integrated Circuits
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 14 of 69
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15
Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC37301 Seminar Seminar - 4 - - - - - 70 30 2
EC37403 Mini Project
Project - 4 - - - - - 70 30 2
TOTAL - 8 - 4
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC37302 Major Project - I
Project - 4 - - - - - 70 30 2
TOTAL - 4 - 2
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 15 of 69
List of Professional Development courses (Lab)
Course Name Course code
Optimization Techniques EC33301
MATLAB Simulink and simulation tools EC33302
Configurable and reconfigurable computing EC33303
Linux Operating System EC33304
PIC Microcontroller EC33306
Digital Signal and Image Processing using Matlab EC33307
LATEX EC33308
Speech Processing EC33309
Real Time Signal Processing EC33310
Switch based Simulation EC33312
Wireless networks EC33313
PCB Design EC33314
Networking – Industrial Automation EC33315
Industrial Wireless Communication EC33316
Introduction to Medical Equipments EC33317
PLC Programming EC33318
FPGA Based System Design EC33319
Digital Circuit Design EC33322
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 16 of 69
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15
Module 7
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC40101 Electronic Circuit Design
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC421XX Elective $
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC40103 Coding & Data Compression
Theory – Core
3 - - 15 20 5 - - 60 3
EC421XX Elective$$ Theory – Core
3 - - 15 20 5 - - 60 3
EC40301 Coding & Data Compression
Lab – Core
- 2 - - - - 70 30 1
EC423XX
Elective$$ Lab – Core
- 2 - - - - 70 30 1
TOTAL 12 4 2 16
$ Elective with tutorial
$$ Elective with Lab
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 17 of 69
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 8
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC40104 Computer Networks
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC421XX Elective$
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC 41101 Embedded Systems
Theory – Core
3 - - 15 20 5 - - 60 3
EC421XX Elective$$ Theory – Core
3 - - 15 20 5 - - 60 3
EC41301 Embedded Systems
Lab – Core
- 2 - - - - 70 30 1
EC423XX Elective$$
Lab – Core
- 2 - - - - 70 30 1
TOTAL 12 4 2 16
$ Elective with tutorial
$$ Elective with Lab
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 18 of 69
$ List of Electives with Tutorial
Course Name Course code
Artificial Intelligence EC42102
Pattern Recognition EC42103
High power semiconductor devices EC42127
Microwave Engineering EC42107
Artificial Neural Networks and Fuzzy Logic EC42110
Wireless Sensor Networks EC42111
Computer Vision EC42131
Speech and Vision Processing EC42132
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 19 of 69
$$ List of Electives with Lab
Course Name Course code (Theory) Course code (Lab)
Fiber Optic Communication EC42104 EC42301
VLSI Design EC42105 EC42302
Digital Image Processing EC42106 EC42303
Audio-Video Engineering EC42112 EC42304
Advanced Power Electronics EC42113 EC42305
Bio-medical Electronics EC42114 EC42306
System on chip EC42128 EC42313
Structure and syllabus of S.Y. B.Tech. Electronics.Engineering. Pattern B-14, A.Y. 2016-17 Page 20 of 69
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC47301 Major Project - II
Project - 8 - - - - - 70 30 4
TOTAL - 8 - 4
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC47302 Major Project - III
Project - 12 - - - - - 70 30 6
TOTAL - 12 - 6
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 21 of 69
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (9 Hrs)
Semiconductor Diode
A) Intrinsic and extrinsic semiconductors, Conduction mechanism in extrinsic
semiconductors, density of states, E distance, Fermi Dirac probability function, Carrier
concentrations, Excess carriers, Recombination process, Drift, diffusion, Continuity,
Conductivity, Mobility, Mass action law, Einstein relationship,Potential across Graded
semiconductor, Open circuited step graded junction, Energy Band diagram of p-n
junction, Metallurgical junctions and Ohmic contacts, Depletion region, Barrier
potential, Forward and reverse biased diode operation, V-I characteristic equation of
diode, Temperature dependence of V-I characteristics, Forward and reverse dynamic
resistance, Small signal and large signal diode models, junction capacitances.
B) Diode data sheet specifications. Application of Diode clippers and clampers.
Unit II (9 Hrs)
Field Effect Transistor
A) JFET construction, Symbol, Basic operation, V-I Characteristics, Transfer
Characteristics (Shockley's Equation), Cut-off & Pinch-off voltages, Transconductance,
Input resistance & Capacitance. Drain to Source resistance, small signal JFET model.
MIS structures, two terminal structure: MOS capacitor, concept of accumulation,
depletion and inversion; four terminal structure: MOSFET, its I-V characteristics, drain
current equation in terms of W/L, Channel length modulation, brief introduction to MOS
scaling and scaling issues viz. short channel effects
B) Non ideal characteristics of MOSFET such as sub threshold conduction, body bias,
effect of temperature.
Unit III (6 Hrs)
Bipolar Junction Transistor
A) BJT as a device, Construction, typical junction voltages for cutoff, active and
saturation regions, concept of amplification, BJT configurations(CE, CB, CC), Small
signal-low frequency h-parameter model, Variation of h-parameters with operating point,
small signal high frequency π model.
B) Small signal and DC data sheet specifications for BJT
EC20101: SEMICONDUCTOR DEVICES AND CIRCUITS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 22 of 69
Unit IV (8 Hrs)
DC analysis of Transistors
A) DC analysis of BJT circuits, Concept of DC load line, DC biasing of BJT, Fixed bias,
Voltage divider bias and its analysis for stability factors. DC analysis of JFET and
MOSFET circuits, Voltage divider bias Self bias and Zero bias
B) Biasing of BJT collector to base bias. Biasing of JFET - Biasing against device
variation, biasing for zero current drift
Unit V (8 Hrs)
AC analysis of Transistors
A) Analysis of CE, CC configuration for performance parameters in terms of h
parameters, Comparison of performance parameters with CE, CC and CB
configurations. Analysis of CS, CD, amplifiers using small signal JFET model.
B) Analysis of CB amplifier using small signal BJT model, analysis of CG amplifier
using small signal JFET model
Text Books
1. Integrated Electronics, MillmanHalkias, Tata McGraw Hill
2. Electronic Devices, Thomas L. Floyd, Pearson Education
Reference Books
1. Solid State Electronic Devices, B.G. Streetman, PHI, New Delhi.
2.Electronic Devices, Thomas L. Floyd, Pearson Education
3. Electronic Devices & Circuit Theory, R. L. Boylestad, L. Nashelsky, PHI, New Delhi.
Course Outcomes:
The student will be able to-
1. Explain semiconductor physics and PN junction diode.
2. Describe operation, characteristics and applications of JFET and MOSFET.
3. Describe operation, characteristics and applications of BJT
4. Perform DC analysis of amplifier circuits.
5. Perform AC analysis of amplifier circuits
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 23 of 69
FF No. : 654 B
Laboratory Course Syllabus
EC20301:: SEMICONDUCTOR DEVICES AND CIRCUITS
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practicals
1. Clipper circuits
2. JFET characteristics
3. JFET self bias circuit
4. MOSFET as a switch
5. MOSFET Characteristics
6. BJT Characteristics
7. BJT as a switch
8. BJT CE Amplifier
9. BJT CC Amplifier
Text Books
1. Integrated Electronics, MillmanHalkias, Tata McGraw Hill
2. Electronic Devices, Thomas L. Floyd, Pearson Education
Reference Books
1. Solid State Electronic Devices, B.G. Streetman, PHI, New Delhi.
2.Electronic Devices, Thomas L. Floyd, Pearson Education
3. Electronic Devices & Circuit Theory, R. L. Boylestad, L. Nashelsky, PHI, New Delhi.
Course Outcomes:
The student will be able to-
1. Measure and Verify output of wave- shaping circuits.
2. Plot the V-I characteristics of JFET, BJT and MOSFET.
3. Calculate parameters of FET and BJT from V-I characteristics.
4. Measure amplifier parameters
5. Verify function of MOSFET and BJT as a switch
6. Simulate the given electronic circuit.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 24 of 69
FF No. : 654 C
Tutorial Course Syllabus
SEMICONDUCTOR DEVICES AND CIRCUITS
Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week
List of Contents
1. Semiconductor Theory
2. Semiconductor Theory
3. PN Junction Diodes
4. Diode circuits
5. Diode circuits
6. JFET/ MOSFET
7. BJT DC analysis
8. Thermal stabilization
9. JFET/MOSFET DC analysis
10. BJT AC Analysis
11. JFET AC Analysis
Text Books
1. Integrated Electronics, MillmanHalkias, Tata McGraw Hill
2. Electronic Devices, Thomas L. Floyd, Pearson Education
Reference Books
1. Solid State Electronic Devices, B.G. Streetman, PHI, New Delhi.
2.Electronic Devices, Thomas L. Floyd, Pearson Education
3. Electronic Devices & Circuit Theory, R. L. Boylestad, L. Nashelsky, PHI, New Delhi.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 25 of 69
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I
(8 Hrs)
Introduction To Communication System
A. Analog Communication & Digital Communication basics; Communication System
Overview; The Electromagnetic & Optical Spectrum and its usage; Types of
Electronic Communication; Base band Communication – Merits, demerits,
applications; Communication Channels; Noise Classification, Expressing Noise
Levels, Noise in Cascaded Stages, Modulation- Need, Types
B. Spectrum Allocation & Management; Applications of Electronic Communication
Unit II (8 Hrs)
Amplitude Modulation
A. AM Concepts; Mathematical Treatment for an AM signal; Spectral Analysis;
Modulation Index; Efficiency; Power Relations; DSB-FC, DSB-SC and SSB-SC
Modulation Techniques – Generation Methods, BW requirements, merits, demerits &
applications, Behavior of AM System in presence of noise
B. High level AM Modulator; Frequency Division Multiplexing & its applications
Unit III (8 Hrs)
Angle Modulation
A. Basic principles of FM and PM; Mathematical Representation; Modulation Index
and Sidebands; Spectral Analysis; Behavior of FM/PM System in presence of
noise, Noise Suppression Effects of FM; FM Generation Methods-Varactor
modulator, Reactance Modulator, Indirect FM generation, and Demodulators;
pre-emphasis and de-emphasis
B. NBFM and WBFM; Comparison – AM, FM, PM
Unit IV (8 Hrs)
Communication Receivers
A. Basic Principles of Signal Reproduction; TRF Receivers; Super Heterodyne
Receivers; Intermediate Frequency and Image Frequency; Diode detector, DSB-SC
and SSB-SC Detector
B. Dual Conversion Receivers, Automatic gain control circuits
EC20102 : ANALOG COMMUNICATION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 26 of 69
Unit V (8 Hrs)
Antennas and Wave Propagation
A. Antenna Fundamentals –Radio waves, Antenna operation, Antenna Reciprocity,
Basic Antenna; Common Antenna Types; Propagation Mechanisms - Ground
Wave, Sky Wave, Line of Sight; Calculating Received Power; Fading Mechanism
B. Types of fading mechanisms – Multipath Fading, Shadow Fading, Rayleigh
Fading, Diversity system
Text Books
1. “Principles of Electronic Communication Systems”, Louis E Frenzel, Tata McGraw
Hill Publications, Third Edition
2. “Electronic Communication”, Kennedy &Devis, Tata McGraw Hill Publications
Reference Books
1. “Electronic Communication”, Dennis Roddy&Coolen, Tata McGraw Hill
Publications
2. “Electronic Communication Systems”, Wayne Tomasi, Fourth Edition
Course Outcomes:
The student will be able to-
1. Classify modulation techniques, communication channels, antennas & noise.
2. Analyze AM, FM signals and their spectrums.
3. Explain working of modulators, demodulators.
4. Describe propagation mechanisms and fading techniques.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 27 of 69
FF No. : 654 B
Laboratory Course Syllabus
EC20302 : ANALOG COMMUNICATION
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practical
1. Study of spectral components of time-domain signals using Digital Storage
Oscilloscope (DSO)
2. Generation and detection of DSB-FC (AM) signal
3. Generation and detection of DSB-SC signal
4. Generation and detection of SSB-SC signal
5. FM Generation & demodulation
6. Measurement of Receiver Characteristics
7. Measurement of radiation pattern for an Antenna
8. Implementation of DSF-FC/ DSB-SC/ SSB/ FM modulator using MATLAB
9. Behavior of AM / FM / PM system in presence of noise using MATLAB
10. Gain and Noise Calculations of Cascaded Systems Using MATLAB
Text Books
1. “Principles of Electronic Communication Systems”, Louis E Frenzel, Tata
McGraw Hill Publications, Third Edition
2. “Electronic Communication”, Kennedy &Devis, Tata McGraw Hill Publications
Reference Books
1. “Electronic Communication”, Dennis Roddy&Coolen, Tata McGraw Hill
Publications
2. “Electronic Communication Systems”, Wayne Tomasi, Fourth Edition
Course Outcomes:
The student will be able to-
1. Observe time domain waveforms and spectrum of modulators.
2. Measure performance characteristics of super heterodyne radio receiver.
3. Plot radiation pattern of antennas (yagi, dipole, folded dipole antenna).
4. Design AM and FM modulators using MATLAB.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 28 of 69
FF No. : 654 C
Tutorial Course Syllabus
ANALOG COMMUNICATION
Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week
List of Contents
1. Fourier Analysis of signals such as sine wave, triangular wave and square wave
2. Study of various communication channels (microwave, fiber optic cable etc)
3. To measure the attenuation of transmission line
4. Study of series and parallel resonant circuits
5. Comparison of Class A, B, AB, C amplifiers
6. Study of AM Transmitter
7. PAM Generation
8. FM modulation using reactance modulator
9. Design of pre-emphasis and de-emphasis circuit for a FM modulator. Plot the
necessary graphs.
10. Estimating the range of image frequency that can be interfered with commercial AM
broadcasting channel.
11. Calculating overall noise factor of a three stage cascaded amplifier system.
12. To study various Antenna types
13. Receiving pattern of an Antenna using field strength meter
Text Books
1. “Principles of Electronic Communication Systems”, Louis E Frenzel, Tata
McGraw Hill Publications, Third Edition
2. “Electronic Communication”, Kennedy &Devis, Tata McGraw Hill Publications
Reference Books
1. “Electronic Communication”, Dennis Roddy&Coolen, Tata McGraw Hill
Publications
2. “Electronic Communication Systems”, Wayne Tomasi, Fourth Edition
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 29 of 69
FF No. : 654 A
Theory Course Syllabus
EC20103: LINEAR ALGEBRA AND STATISTICS
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I.
Vector Spaces and Orthogonality ( 6Hrs)
A. Vector spaces, Subspaces, Strategy for choosing the basis for subspaces, change
of basis, Orthogonality and least squares, applications to linear models.
B. Fourier series, application to difference equations and Markov chains.
Unit II.
General Matrices (6 Hrs)
A. Eigen value – Eigenvector, Quadratic form, real symmetric, Positive and
Negative Definite and Semi definite matrix, singular value decomposition,
Pseudo inverse and Optimal solution of a linear system of equations.
B. Iterative estimates for Eigen values, Application to differential equation,
Application to image processing and statistics.
Unit III.
Elements of calculus and Vector calculus (9 Hrs)
A. Sequences and Limits, Differentiabilty, The Derivative Matrix, Level sets and
Gradients, Vector function, Partial Derivatives, Directional Derivatives, Tangent
Planes and Normal Planes, Divergence and Curl, Green’s Theorem, Divergence
Theorem, Stokes Theorem.
B. Zeros and Poles, Residues and Residue Theorem.
Unit IV.
Probability and Random variables (9 Hrs)
A. Probability: Axiomatic definition of probability, Conditional probability,
Baye’s theorem, Random variables, distribution and probability density
functions (pdf),multiple random variables, Joint distribution and densities, Joint
moments, covariance and correlation, Central Limit Theorem.
B. Vector-space representation of random variables, linear independence, inner
product, Schwarz Inequality, Elements of estimation theory: linear minimum
mean-square error and orthogonality principle in estimation.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 30 of 69
Unit V.
Random Process (10 Hrs)
A. Random process: Characterization and classification of random process, some
important random processes, power spectral density, response of linear system
to random input.
B. Fourier transform of random process, Fourier series and KL expansion.
Text Books
1. Erwin Kreyszig, ‘Advanced Engineering Mathematics’, John Wiley and sons, Inc.,
10th Edition, Dec. 2010.
2. David C. Lay, ‘Linear Algebra and its applications’, Pearson Education, Inc. 2004.
3. Papoulis A., ‘Probability, Random Variables and Stochastic Processes’, McGraw Hill
(3Prd Edition), 1991.
Reference Books
1. Deniss G. Zill, Michale Cullen, ‘Advanced Engineering mathematics’, Narosa
Publication.
2. Wozencraft, J. M. and Jacobs, I.J., ‘Principles of Communication Engineering’, John
Wiley, 1965.
3. M. Hays: Statistical Digital Signal Processing and Modelling, John Willey and
Sons, 1996.
Course Outcomes:
Student will be able to
1. Demonstrate the fundamental concepts of vectors, vector spaces and bases.
2. Apply the concept of eigen values and eigen vectors to diagonalize a matrix.
3. Evaluate line integrals and surface integrals using the principles of vector calculus.
4. Calculate statistical properties of the random variables.
5. Characterize different random processes and their properties.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 31 of 69
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (8 Hrs)
Introduction To Signals And Systems
A. Introduction to Signals and Systems; Definitions; Classification of Signals; Signal
Operations; Systems-Definitions, Classification
B. Test Signals
Unit II (8 Hrs)
Time domain representation of Linear Time-Invariant Systems
A. Fundamentals of LTI system; Convolution Sum; Convolution Integral; LTI system
with and without memory; Invertibility, Causality of LTI Systems; Stability of LTI
system
B. Properties of Convolution
Unit III (8 Hrs)
Fourier Analysis of Signals
A. Fourier Series (F.S.); Types of F.S; Fourier Transforms (F.T.); Frequency response
of LTI systems
B. Fourier Transform of Periodic Signals, Properties of F.S. & F. T.
Unit IV (8 Hrs)
Correlation, Energy Spectral Density And Power Spectral Density
A. Correlation and Correlogram; Autocorrelation; Cross correlation; Applications of
Correlation; Energy Spectral Density; Power Spectral Density; Correlation and Fourier
Series
B. Correlation, ESD, PSD : Properties & Relationships
Unit V (8 Hrs)
Laplace Transform
A. Unilateral Laplace Transform; Bilateral Laplace Transform; Region of Convergence;
Inverse Laplace Transform; Analysis of LTI system using L.T.
B. Properties of Laplace Transform
EC20104: SIGNALS AND SYSTEMS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 32 of 69
Text Books
1. Haykin Simon &Veen Barry Van, ‘Signals And Systems’ New York. John Wiley
& Sons, Inc,
2. Ramesh babu&AnandNatarajan , ‘Signals and Systems’, Scitech Publication
Reference Books
1. Oppenheim Alan V, Willsky Alan S &Nawab Hamid: Signals And Systems. (2)
New Delhi. Prentice Hall Of India, 2004
2. Roberts Michael J, ‘Signals and Systems’ New Delhi. Tata McGraw Hill
Publishing Company Limited, 2003.
3. Haykin Simon ,’An Introduction to analog and digital communications’ John
Wiley & Sons, Inc.
Course Outcomes:
The Student will be able to-
1. Solve problems of shifting, scaling, convolution and sampling.
2. Classify various signals and systems.
3. Analyze analog signals in frequency domain.
4. Measure correlation between signals.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 33 of 69
FF No. : 654 A
Theory Course Syllabus
EC21102:: ELECTRICAL MACHINES
Credits: 02 Teaching Scheme: - Theory 2 Hrs/Week
Unit I
Transformers 6 Hrs
A) Single-phase transformers – construction, working principle, ideal and practical
transformer, emf equation, losses, efficiency and regulation of transformer.
B) Special purpose transformers: CT and PT, Ferrite core transformers, phase shift
transformer.
Unit II
DC Machines -1 5 Hrs
A) DC amchines - Construction and working principle, commutator, emf equation, types.
B) Types of armature windings.
Unit III
DC Machines -2 5 Hrs
A) DC motors - Working principle, role of commutator, back emf, torque equation,
types, motor characteristics, speed control methods, numerical problems, selection
and applications of DC motors.
B) Different starters of DC motors.
Unit IV
AC Motors – 1 5Hrs
A) Three phase Induction Motors- Construction, RMF, working principle, operation,
types, slip and torque equations, max torque, starting torque, full load torque,
condition for max torque, torque-slip characteristics.
B) Different starters of induction motors.
Unit V
AC Motors – 2 5Hrs
A) Numerical problems on torque equation and Power flow in induction motor. Single
phase Induction motors: Construction, working principle, operation, torque
development, types and applications.
B) Stepper motors and servo motors.
Text Books :
1. Electrical Technology – Edward Hughes.
2. Electrical Technology – B. L. TherajaVol - 2.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 34 of 69
3. Electrical Technology - H. Cotton.
4. Electric Machinery & Transformers, OxfordUniversity Press - Guru, Hiziroglu.
Reference Books :
1. Electric Machinery, TMH (Sixth Edition) – Fitzgerald.
2. Electrical Machines, Drives & Power systems, Pearson Education - Theodore Wildi.
3. Electric Machines, TMH - Nagrath Kothari.
4. Electrical Machines and transformers - Irving Kosow.
Course Outcomes:
The student will be able to-
1. Find losses and efficiency of single phase transformer.
2. Study construction and working of DC generator and solve numerical problems.
3. Study construction and working of DC motor and solve numerical problems on speed
control.
4. Study construction and working of Induction motor and the T-S characteristic.
5. Solve numerical problems on torque equation of three phase induction motor and
study working of single phase induction motor.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 35 of 69
FF No. : 654 B
Laboratory Course Syllabus
EC21301:: ELECTRICAL MACHINES
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of experiments:
1. Direct load test on transformer.
2. Speed control of DC shunt motor.
3. Load test on DC shunt motor.
4. Load test on DC series motor.
5. Study of DC motor starters.
6. Load test on three phase induction motor.
7. Study of induction motor starters.
8. Study of single phase induction motor.
9. Study of stepper motor.
10. Study of servo motor.
11. Making of a DC regulated power supply.
12. Study of CT and PT.
13. Study of ferrite core transformer.
Text Books :
5. Electrical Technology – Edward Hughes.
6. Electrical Technology – B. L. TherajaVol - 2.
7. Electrical Technology - H. Cotton.
8. Electric Machinery & Transformers, OxfordUniversity Press - Guru, Hiziroglu.
Reference Books :
5. Electric Machinery, TMH (Sixth Edition) – Fitzgerald.
6. Electrical Machines, Drives & Power systems, Pearson Education - Theodore Wildi.
7. Electric Machines, TMH - Nagrath Kothari.
8. Electrical Machines and transformers - Irving Kosow.
Course Outcomes:
The student will be able to-
1. Perform load tests on a transformer, dc and ac motors.
2. Control the speed of a dc motor using armature voltage and field control methods.
3. Start a motor selecting a proper starter for it.
4. Operate different special purpose machines used in automation systems.
5. Design and fabricate a dc regulated power supply.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 36 of 69
FF No. : 654 D
Project Course Syllabus
EC27401: Miniproject
Credits:2 Teaching Scheme: 4Hours / Week
Guidelines:
Mini Project will be based on all subjects of that Semester except GP.
1. The Semester Mini Project will be for a group of 3 to 5 students. Head of Department
to appoint Mini Project Guides. 2 credits will be awarded to the candidate after the
viva voce and project demonstration at the End of Semester.
2. Group formation, discussion with faculty advisor/guide, formation of the Semester
Mini Project statement, resource requirement, if any should be carried out in the
earlier part of the Semester. The students are expected to utilize the laboratory
resources before or after their contact hours as per the prescribed module.
3. The Assessment Scheme will be: (a) Continuous Assessment 50 marks(based on regular interaction, circuit development)
(b) End Semester 50 marks (based on implementation, testing, results, poster presentation,
and demonstration)
Course Outcomes:
The student will be able to –
1. Plan implementation of hardware/ software project
2. Prepare the budget for hardware requirement
3. Demonstrate the project.
4. Work as a team member.
5. Demonstrate professional ethics
6. Prepare a poster and technical report
7. Test and debug the circuit
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 37 of 69
FF No. : 654 A
Theory Course Syllabus
Credits:3
Credits: 03
Teaching Scheme: - Theory 3 Hrs/Week
Unit I (8+1 Hrs)
Introduction
A) Definition of control system, Open loop, closed loop, Feedback and Feed-Forward
control, Mathematical modeling of a physical system, Laplace transforms, Differential
equations of a physical system and concept of transfer function. Block Diagram
Algebra, Signal flow graph – Mason’s Gain formula.
B) Study of different control system.
Unit II (8+1 Hrs)
Time Domain Analysis and Design
A) Standard test inputs, Time response of first order and second order systems,
Steady state analysis: steady state error and error constants, transient response
specifications. Introduction, Pole-Zero Plots, Hurwitz Criteria, Routh Array.
B) Effect of addition of Poles and Zeros on Stability.
Unit III (8+1 Hrs)
Root Locus and Stability Analysis
A) Introduction, Root Locus: Definition and Properties, Rules for Constructing Root
Locus, stability Analysis, effect of adding poles and zeros on Root loci. Design of
compensators using Root Locus. Inverse Root Locus Technique.
B) Analysis of systems with Dead-time
Unit IV (9+1 Hrs)
Frequency Domain Analysis
A) Concept of frequency response, frequency domain specifications, Bode plots
gain margin, phase margin, design of lead/lag compensators using Bode plots.
Introduction to Polar Plots and Nyquist plots.
B) Correlation between time and frequency response, comparison of time domain and
frequency domain specifications.
Unit V (8+1 Hrs)
State Variable Analysis and Design
EC21101: CONTROL SYSTEMS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 38 of 69
A) Concept of state, state variables and state model, State models for continuous time
systems(SISO, MIMO) – derivation of transfer function from state models and vice
versa, Solution of state equations – state transition matrix .
B) Controllability and Observability, State feedback controller using pole placement,
Observers
Text Books
“Control Systems Engineering”, Nagrath I. J. and M. Gopal, 5th Edition New Age
International
“Modern Control Engineering”, Ogata Katsuhiko, 4th Edition, PHI
Reference Books
“Control System Engineering”, Norman S. Nise, 5th Edition, Wiley.
“Control System”, Les Frnical, CENGAGE Learning, India.
Course Outcomes:
The student will be able to-
1. Model a given system into transfer function and state model.
2. Find steady state and transient response of control systems from basic principles.
3. Analyse given system for stability.
4. Learn various techniques of frequency domain analysis.
5. Get introduced to modern control systems approach.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 39 of 69
FF No. : 654 C
Tutorial Course Syllabus
CONTROL SYSTEMS
Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week
List of Contents
1. System representation
2. Block diagram reduction
3. Signal flow graph
4. Transient response
5. Hurwitz Criteria and Routh Array
6. Root locus
7. Root locus
8. Bode plot
9. Bode plot
10. Polar plot
11. Nyquist plot
12. State variable
Text Books
1. “Control Systems Engineering”, Nagrath I. J. and M. Gopal, 5th Edition New Age
International
2. “Modern Control Engineering”, Ogata Katsuhiko, 4th Edition, PHI
Reference Books
1. “Control System Engineering”, Norman S. Nise, 5th Edition, Wiley.
2. “Control System”, Les Frnical, CENGAGE Learning, India.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 40 of 69
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit : I (8 Hrs)
Binary arithmetic & logic simplification
A. Binary, Hexadecimal number systems, Inter conversions, 1’s complement, 2’s
complement arithmetic, Binary Coded Decimal codes, Excess-3 Code, Gray code, Standard
logic gates, Universal logic gates, Derived gates, Simplification of logic function using
Boolean algebra, De Morgan’s Theorem, Sum-of-Products and Product-of-Sums forms of
Boolean function, NAND and NOR implementation, Canonical and Standard forms,
Karnaugh map up to 4 variables.
B. EBCDIC Code, ASCII code, problems on k-map
Unit II (8 Hrs)
Combinational logic design
A. Design procedure for combinational logic circuits, Code conversion, Half Adder,
Full Adder, IC-7483, Look Ahead Carry, BCD Adder, BCD Subtractor, Parity generator,
Parity checker, Digital Comparator, Multiplexer and Demultiplexer, their use in
combinational logic designs, multiplexer and demultiplexer trees, Encoder and Decoder,
Priority Encoder, Synthesis of combinational logic circuits.
B. Code conversion, Comparator IC-7485.
Unit III (8 Hrs)
Sequential logic design
A. Latches and Flip-flops: SR, D, JK, Master-Slave JK, and T, use of preset and clear
terminals, schematic symbol, truth table and excitation table, conversion of flip flops, design
and analysis of asynchronous and synchronous counters, up/down counters, modulo counters,
concept of propagation delay, set up time, hold time, Johnson and Ring counters, application
of counters, lock out condition, clock skew, clock jitter, sequence generators, shift registers:
SISO, SIPO, PISO, PIPO, bi-directional shift registers, Pseudo Random Binary Sequence
(PRBS) generator.
B. Counter IC7490, IC 7493, IC 74191, Shift Register IC 7495.
Unit IV (8 Hrs)
Finite state machines
A. Introduction to state machine, Basic Design steps for these sequential circuits using
EC 20105: DIGITAL ELECTRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 41 of 69
state diagram, State Table, State assignment, finite state machine, Mealy machine and Moore
machine representation and implementation, sequence detector, Designing state machine
using state diagram.
B. Design problems based on finite state machine.
Unit V (8 Hrs)
Pld, logic families and semiconductor memories
A. Programmable logic devices: architecture, Study of PAL, PLA, Designing
combinational circuits using PLDs, Introduction to logic families.
B. Classification and characteristics of memories RAM, SRAM and DRAM, ROM,
PROM, EPROM, EEPROM.
Text Books
1. Donald P Leach, Albert P Malvino, ‘Digital Principles and Applications’
(TMGH), 6th Edition
2. M. Morris Mano, Digial Design - 3rd Edition (Pearson)
Reference Books
1. Digital Systems :Principles and Applications – Ronald J Tocci, Neal S Widmer,
8th Edition ( PHI- EEE)
2. Stephen Brown, “Fundamentals of digital logic design with VHDL” 1st edition,
TMH Publication
3. Digital Design Principles and practices-J.F.Wakerley3rd edition,PH publication
Course Outcomes:
The student will be able to-
1. Carry out inter-conversion between various number systems and logic simplification.
2. Design combinational circuits.
3. Design sequential circuits.
4. Design finite state machine for the given circuit.
5. Compare the performances of basic programmable logic devices.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 42 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practicals
1. Truth table verification of logic gates
2. Code Conversion using logic gates
3. Design & implement comparator using IC 7485
4. Design & implement BCD Adder using IC 7483
5. Design &implementcombinationallogic circuit using multiplexer & de-multiplexer
6. Design & implement 3 bit bidirectional shift register using D flip-flop
7. Design & implement pulse train generator using IC 7495
8. Design & implement 3 bit up-down ripple counter using flip-flop
9. Verification of mod-n counters using IC 7490, IC 7493 & IC 74191
10. Design & implement sequence generator
Text Books
1. Donald P Leach, Albert P Malvino, ‘Digital Principles and Applications’ (TMGH), 6th
Edition
2. M. Morris Mano, Digial Design - 3rd Edition (Pearson)
Reference Books
1. Digital Systems :Principles and Applications – Ronald J Tocci, Neal S Widmer, 8th
Edition ( PHI- EEE)
2. Stephen Brown, “Fundamentals of digital logic design with VHDL” 1st edition, TMH
Publication
Course Outcomes:
The student will be able to-
1. Verify digital logic gates functionality.
2. Implement combinational and sequential circuits for verification of results.
EC 20303 : DIGITAL ELECTRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 43 of 69
FF No. : 654 C
Tutorial Course Syllabus
Credits: 01 Teaching Scheme: - Tutorial 1 Hr/Week
List of Tutorials
1. Binary Arithmetic
2. Simplification and implementation of a Boolean function using canonical and standard
forms
3. Simplification and implementation of a Boolean functions using k-map
4. Multiplexer and Demultiplexer.
5. Encoder and decoder
6. Flip-flop conversion
7. Up/Down Counters
8. Pulse Train Generator
9. Mealy Machine
10. Mealy Machine
11. Moore Machine
12. Moore Machine
Text Books
1. Donald P Leach, Albert P Malvino, ‘Digital Principles and Applications’ (TMGH), 6th
Edition
2. M. Morris Mano, Digial Design - 3rd Edition (Pearson)
Reference Books
1. Digital Systems :Principles and Applications – Ronald J Tocci, Neal S Widmer, 8th
Edition ( PHI- EEE)
2. Stephen Brown, “Fundamentals of digital logic design with VHDL” 1st edition, TMH
Publication
DIGITAL ELECTRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 44 of 69
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I
(8 +1 Hrs)
Analysis of Algorithms and Fundamentals of Data Structures
A) Analysis of algorithm, Performance Consideration, Time and Space Complexity,
Asymptotic notation, Data Type, Data Object and Data Structure, Abstract Data
Type (ADT). Types of Data Structures, Searching and Sorting Techniques:
merge, quick, radix, selection, heap. Hashing, concept of collision and analysis of
collision resolution techniques.
B) Analysis of all Sorting and searching methods.
Unit II (8 + 1 Hrs)
Linear Data Structures
A) Concept of sequential organization and Ordered List, Linear Data Structured using\
Linked organization: Dynamic Memory Management, Types of Linked List
Concept of stack, stack as ADT , Representation of Stack using Array and Linked List
Concept of queue, Queue as ADT, Representation of Queue using Array and Linked List
B) Dictionaries: skip-lists
Unit III (6 + 1 Hrs)
Applications of Linear Data Structures
A) Generalized Linked List, Polynomial Manipulations, Infix to Postfix Conversion
and Evaluation, Validity of Parenthesis, Types of queue - Circular Queue,
B) Priority Queue
Unit IV (10 + 1 Hrs)
NonLinear Data Structures – Trees
A) Basic Terminology of Trees, Concept of Binary Tree, Concept of Binary Search Tree
,Construction and Traversal of BT, operations on BT, Threaded Binary Tree,
Hauffman tree. Priority Queue and Heap, heap sort.
B) Trees and red-black trees
Unit V (8 + 1 Hrs)
EC20106: DATA STRUCTURES AND ALGORITHMS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 45 of 69
Graphs
A) Basic Terminology of Graphs, Types of Graphs, Graph Representation, Elementary
Graph Operation and Graph Traversal, Directed acyclic graphs: topological sort and
longest path, OBST, Spanning Tree – Kruskal’s and Prim’s Algorithm Shortest path
algorithm. – Dijksta’s Shortest Path Algorithm,
A)
B) Shortest and longest paths in directed acyclic graphs.
Text Books
1. Tenenbaum A M &Langsam Y: Data Structure Using C. Prentice Hall Of India
New Del
2. Horowits E &Sahni S: Fundamentals of Data Structures. Gurgaon. Galgotia
Book Source New Delhi.
Reference Books
1. Kruse R L, Leung B P &Tondo C L: Data Structure And Programming Design In C.
Prentice Hall Of
India Pvt.ltd.
2. Kakde O G &Deshpande ,” Data Structures And Algorithms”. Indian Society For
Technical E
3. Sahni S: Data Structures, Algorithms,& Applications In C++. McgrawHill Boston.
Course Outcomes:
The student will be able to-
1. Apply appropriate constructs of C language in coding.
2. Use appropriate data structure for problem solving and programming.
3. Apply suitable operations on various data structures.
4. Calculate time complexity using Big-O notation.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 46 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practicals
1. Implement the following searching algorithms
i. Binary Search
ii. Linear search
2. Implement the following sorting algorithms
i. Bubble Sort
ii. Insertion Sort
iii. Quick Sort
iv. Merge Sort.
3. Create and manipulate database using structures.
4. Create and manipulate database using Singly Linked List
5. Implement
i. Doubly Linked List
ii. Circular Linked List
6. Implement Stack
i. using array and
ii. linked list
7. Implement Queue
i. using array and
ii. linked list
8. Write a program to add two polynomials
9. Write a program to convert expression in infix form to postfix form
10. Write a program to create binary tree and perform operations on it.
11. Write a program to create graph using adjacency list/matrix
12. Write a program to find shortest path using Dijkstra’s Algorithm
Text Books
1. Tenenbaum A M &Langsam Y: Data Structure Using C. Prentice Hall Of India
New Del
2. Horowits E &Sahni S: Fundamentals of Data Structures. Gurgaon. Galgotia
Book Source New Delhi.
Reference Books
Kruse R L, Leung B P &Tondo C L: Data Structure And Programming Design In C.
Prentice Hall Of India Pvt.ltd.
Kakde O G &Deshpande ,” Data Structures And Algorithms”. Indian Society For
Technical E
EC20304:DATA STRUCTURES AND ALGORITHMS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 47 of 69
Sahni S: Data Structures, Algorithms,& Applications In C++. Mcgraw Hill
Boston.
Course Outcomes:
The student will be able to-
1. Implement searching and sorting algorithms.
2. Create and manipulate database using static and dynamic memory allocation methods.
3. Perform different operations on linear and non-linear data structures.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 48 of 69
FF No. : 654 A
Theory Course Syllabus
EC20107: Networks and Lines
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit 1: Networks Theorems and Network Topology (9 HRS)
Part A: Network Theorems: Superposition, Thevenin’s, Norton’s and Maximum
Power transfer Theorems. Concept of Network Topology, Terms used in Topology,
Relation between Twigs and Links Properties of a Tree in a Graph, Formation of
Incidence Matrix [Ai], number of tree in Graph. Tie- Set Matrix, Cut –Set Matrix
Part B: Self-Study:-, Network Equilibrium Equation.
Unit 2: Two Port Network Parameters and Network Functions (8 HRS)
Part A: Terminal characteristics of network: Z, Y, h, ABCD Parameters;
Reciprocity and Symmetry conditions, Interrelation of Parameters, interconnection
of parameters. Network functions for one port and two port networks.
Part B: Self-Study:-Pole-zeros of network functions and network stability.
Unit 3: Filters and Attenuators (9 HRS)
Part A: Properties of symmetrical Network: Symmetrical Networks (T and Π only).
Z0 and γ in terms of circuit components, open and short circuit parameters. Filter
fundamentals, Constant K –LPF, Constant K-HPF and m- derived LPF, m –
derived HPF. Introduction to Neper and Decibel, Relation between Neper and
Decibel, Symmetrical T and Π type attenuators, Lattice attenuator.
Part B: Self-Study:-Properties of Asymmetrical Networks. Constant K – BSF and
BPF, Bridge T-attenuator.
Unit 4: Resonance (7 HRS)
Part A: Series Resonance: Impedance, Voltage and current variation with
frequency, Bandwidth and selectivity. Quality Factor, Magnification factor.
Part B: Self-Study:- Parallel resonance: General case: Resistance present in both branches.
Unit 5: Transmission Line Theory (7 HRS)
Part A: Types of Transmission lines, , Equivalent circuits, Primary and Secondary
line constants, Transmission Line Equation Terminations of transmission lines.
Part B: Self-Study:- VSWR and Reflection Coefficient.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 49 of 69
Text Books:
1. . “Circuit Theory (Analysis and Synthesis)”,Chakrabarti, DhanpatRai and Co.
2. “Electrical Networks”, Ravish R Singh, Tata Mc-Graw Hill
Reference Books:
1. “Network Analysis”, Van Valkenberg, PHI
2. “Network Lines and Fields” John D. Ryder, PHI, 2nd Edition
Course Outcomes:
The student will be able to-
1. Simplify different networks and circuits using network theorems and Graph theory.
2. Find network parameters and Network functions.
3. Design Attenuators and Filters.
4. Analyze different networks and circuits (resonant circuits).
5. Derive the transmission line equation and solve the numerical based on it.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 50 of 69
FF No. : 654 A
Theory Course Syllabus
EC21103: ELECTRONIC INSTRUMENTATION & MEASUREMENT
Credits: 02 Teaching Scheme: - Theory 2 Hrs/Week
Unit I (5Hrs)
Measurement and Error
A. Definitions: Accuracy, Precision, Sensitivity, Resolution, Error .Comparison of
Accuracy and Precision
Significant Figures, Types of Error, Statistical Analysis, Probability of Error, Limiting
Error , Problems
B. Standards of Measurement
Unit II (4 Hrs)
Ammeters
A. Basic meter movement, DC Ammeter. Multirange Ammeters, Aryton Shunt,
Extending of Ammeter Ranges
B.RF Ammeter
Unit III
(6 Hrs)
Voltmeters and Multimeters
A. DC Voltmeter: Basic circuit, Multirange Voltmeter, Voltmeter Sensitivity, Loading
Effect, Problems Ohm Meter: Series Type and Shunt Type, it’s Calibration, Multirange
Ohmmeter, Typical Multimeter Circuit, Operating Instructions
Types of DVM, basic Principle, Specifications.
B. AC Voltmeter Using Rectifiers.
Unit IV
(5Hrs)
Q Meter And Signal Generator
A. Basic Q Meter Circuit, Measurement Methods, Sources of Error, Problems.
Function of Signal Generator, Front Panel Description,
B. Capacitance Measurement
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 51 of 69
Unit V (6Hrs)
Oscilloscope and Digital Frequency Meter
A. Block Diagram of CRO, Delay Line, Various Controls, Dual Beam and Dual Trace
CRO, Specifications, Probes for CRO. Principle of Digital Frequency Meter ,Basic
Circuit, Time Base Selector, Measurement of Time ,Ratio and Period.
B. Universal Counter, Decade Counter
Text Books
1. Modern Electronic Instrumentation And Measurement Techniques by
Albert D. Helfrick,WilliamD.Cooper ,PHI Publication
Reference Books
1. Electronic Instrumentation by H.S.Kalsi,TataMcgraw Hill Publication
Course Outcomes:
The students will be able to
1. Describe different terminology related to measurements.
2. Understand the principle of Ammeter and design it .
3. Understand the principle of Voltmeters, Ohm meters and design it.
4. Explain Q,capacitance, measurement methods Signal Generator and solve the
numerical on LCRQ Meter.
5. Understand the CRO and Digital Frequency Meter.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 52 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List OfPracticals
1.To measure resistance,current,voltage and test the components using DMM
2.To measure voltages using two DMM of different resolution
3.To measure Frequency, Voltage on CRO
4. To measure L,C,R and Q using LCR-Q Meter
5. To measure Voltage, Frequency, Time period, Duty Cycle using DSO
6.FFT Analysis ,addition and Subtraction of signals using DSO
7.To measure Distortion using DFM
8.To Use Frequency Counter in frequency,timeperiod,frequency ratio and totalising mode.
9.To measure Harmonics of Waveform on Spectrum Analyzer
10.Filter Analysis Using Spectrum Analyzer
Text Books
1.Modern Electronic Instrumentation And Measurement Techniques by
Albert D. Helfrick,WilliamD.Cooper ,PHI Publication
Reference Books
1.Electronic Instrumentation by H.S.Kalsi,TataMcgraw Hill Publication
Course Outcomes:
The student will be able to-
1. Measure voltage, current, frequency and calibrate ammeter.
2. Measure L,C,R and Q of the components.
3. Measure distortion in the Waveforms.
4. Analyze the waveform in frequency domain and time domain.
5. Analyze LC Filters.
EC21302: ELECTRONIC INSTRUMENTATION & MEASUREMENT
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 53 of 69
FF No. : 654 D
Project Course Syllabus
EC27402: Miniproject
Credits:2 Teaching Scheme: 4Hours / Week
Guidelines:
Mini Project will be based on all subjects of that Semester except GP.
4. The Semester Mini Project will be for a group of 3 to 5 students. Head of Department
to appoint Mini Project Guides. 2 credits will be awarded to the candidate after the
viva voce and project demonstration at the End of Semester.
5. Group formation, discussion with faculty advisor/guide, formation of the Semester
Mini Project statement, resource requirement, if any should be carried out in the
earlier part of the Semester. The students are expected to utilize the laboratory
resources before or after their contact hours as per the prescribed module.
6. The Assessment Scheme will be:
(a) Continuous Assessment 50 marks(based on regular interaction, circuit
development)
(b) End Semester 50 marks (based on implementation, testing, results, poster
presentation, and demonstration)
Course Outcomes:
The student will be able to –
1. Measure voltage, current, frequency and calibrate ammeter.
2. Measure L,C,R and Q of the components.
3. Measure distortion in the Waveforms.
4. Analyze the waveform in frequency domain and time domain.
5. Analyze LC Filters.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 54 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practicals
1. Introduction to basic components- identification and selection ( IR sensors, Diodes,
LEDs, Potentiometer, Controller, Driver)
2. In circuit operation of above components
3. Introduction to electromechanical devices- Relays, Position switches DC Motors etc.
4. Introduction to power supplies- Rectifier module, filter, regulator
5. Speed control and direction reversal of motor
6. PCB soldering technique and PCB assembly
7. PCB soldering technique and PCB assembly
8. Algorithm for Robot maneuvering
9. Mechanical assembly and Testing
10. Mechanical assembly and Testing
Course Outcomes:
The student will be able to-
1. Understand basic components of electromechanical system.
2. Assemble and test the hardware for desired results.
EC24301: APPLIED ELECTROMECHANICS FOR ROBOTICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 55 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practicals
1. Basic commands of Matlab
2. Various data types, storage & retrieval
3. Matrix manipulation
4. Matrices Generation
5. Basic Plotting
6. Various waveform Generators
7. String Handling
8. Control statements
9. Reading& storing Image Files
10. Operations on Images
11. GUI
12. GUI
Reference Books
1. Getting Started with MATLAB: Version 7 by RudraPratap
Course Outcomes:
The student will be able to-
1. Use MATLAB to solve basic problems in mathematics and engineering.
2. Apply programming concepts like variables, control statements, functions, scripts, GUI
etc to solve more complex technical problems.
EC24303: MATLAB FUNDAMENTALS AND PROGRAMMING
TECHNIQUES
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 56 of 69
FF No. : 654 B
Laboratory Course Syllabus
EC24304: ELECTRONICS HARDWARE WORKSHOP
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practical
1 Study of Passive and Active components
2 Study of Dual trace oscilloscope, Signal generator, power supply and
Digital multimeter
3 Soldering of circuit on general purpose PCB.
4 Artwork design for analog circuit
5 Preparation of PCB 1
6 Preparation of PCB 2
7 Drilling of PCB
8 Soldering of PCB
9 Mini Project
Course Outcomes:
The student will be able to-
1. Identify active and passive components with their ratings.
2. Operate instruments such as CRO, Signal Generator, power supply, multimeter.
3. Prepare PCB for given circuit diagram.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 57 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of practicals:
1. Programs to understand difference between C and Basic C++ -
Write a program for Basic arithmetic operations calculator.
2. Basic C++ concepts-
Write a program to calculate volume of cube, cylinder and rectangular box using
Function Overloading.
3. Object Oriented Programming basics-
Write a program to create Student Result database using array of Objects.
4. OOP basics-
Write a program toadd 2 Complex numbers using-
All types of Constructors
Destructor
5. Compile Time Polymorphysm- Operator Overloading
Write a program to overload operators –
+ : to concatenate two strings
== : to compare two strings for equality
6. Inheritance –
Write a program to create Student result system using Single Inheritance,
Base Class – Student Information
Derived Class – Student Result
7. Run Time Polymorphysm –
Write a program to calculate area of Circle, Traingle, Rectangle using Virtual
Function
8. Home Assignment -Inheritance Types
Design and program a computer system using one of the Inheritance type. Use
concepts like constructor, destructor, polymorphism in your program.
Reference books
1. The Complete Reference C++: by Herbert Schildt
2. Object Oriented Programming using C++:by Robert Lafore
3. Obejct Oriented Programming using C++: E.Balagurusamy
4. Let us C++ :YashwantKanetkar
EC24306:: C ++ PROGRAMMING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 58 of 69
Course Outcomes:
The student will be able to-
1. Implement algorithms using objects, classes and object oriented constructs like
inheritance, polymorphism etc.
2. Develop structured and effective applications using C++.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 59 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Practical 2 Hrs/Week
List of practicals:
1. Introduction to WinSpice
2. DC analysis of resistor network
3. Characteristics of p-n junction diode
4. Half wave rectifier
5. Clamper circuit
6. I/O characteristics of BJT
7. BJT CE amplifier
8. Input and output characteristics of JFET
9. JFET CS amplifier
10. RC Low pass filter and High pass filter
References:
1. Winspice manual
Course Outcomes:
The student will be able to-
1. Demonstrate simulation steps in SPICE.
2. Simulate analog circuits using SPICE.
3. Analyze analog circuits using SPICE.
EC24308: PSpice BASED CIRCUIT SIMULATIONS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 60 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Practical 2 Hrs/Week
List of practicals:
1. Introduction to IRSIM-switch level simulator
2. Design and simulation of CMOS inverter using IRSIM
3. Design and simulation of CMOS NAND gate using IRSIM
4. Design and simulation of CMOS NOR gate using IRSIM
5. Design and simulation of CMOS combinational circuit -1
6. Design and simulation of CMOS combinational circuit -2
7. Design and simulation of CMOS combinational circuit -3
8. Design and simulation of CMOS combinational circuit -4
9. Design and simulation of CMOS combinational circuit -5
10. Design and simulation of CMOS combinational circuit -5
References
IRSIM manual
Course Outcomes:
The student will be able to-
1. Demonstrate the simulation steps in IRSIM software.
2. Simulate digital logic gates and combinational circuits.
3. Analyze digital circuits.
EC24310: EVENT DRIVEN CIRCUIT SIMULATION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 61 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01
Laboratory Scheme: - Laboratory 2 Hrs/Week
Contents :
1. Elementary Mathematics: Trigonometry.
2. Elementary Mathematics: Limit.
3. Formulae of derivatives and integrations.
4. Differential Calculus: Nth derivative.
5. Matrix Theory: Rank of a Matrix, System of linear equations.
6. Matrix Theory: Eigen vectors, Eigen values.
7. Complex Numbers: Argand diagram,
8. Complex Numbers: De Moivre’s Theorem.
9. Complex Numbers: Logarithms of complex numbers.
10. Probability and Random Variables: Basic concepts of probability
11. Probability and Random Variables: Mean and Variance of distributions.
12. Some standard probability distributions.
Text Books
1. Higher Engineering Mathematics, by Dr. B. S. Grewal, khanna Publication, 40th
Edition, Reprint 2008.
Reference Books
1. Higher Engineering Mathematics, by Dr. B. S. Grewal, khanna Publication, 40th
Edition, Reprint 2008.
Course Outcomes:
Student will be able to
1. Calculate the limits, derivatives and integrals of continuous functions.
2. Calculate the bases and dimension of vector spaces.
3. Calculate Eigen vectors and Eigen values
4. Calculate statistics of random variables.
EC24312: FUNDAMENTALS OF ENGINEERING MATHEMATICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 62 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01
Laboratory Scheme: - Laboratory 2 Hrs/Week
Contents :
1. Pre-Test & LMS Overview
2. Introduction to Linux OS
3. Getting Help in Linux
4. Linux Basic Commands
5. Editor Commands
6. Text Processing Commands
7. Working With Permissions
8. Sorting Files and Folders
9. Linux Process Management
10. Archiving Files
11. Aliasing Commands in Linux
12. File System Management
13. Searching Files and Folders
14. Using SSH
15. Comparing Files
16. Linux Environment Variables
17. Users & Groups
18. Handling Software
19. Run Levels in Linux
20. IP Addressing
21. Misc Commands
22. Shell Scripting
Text Books
1. Any basic book on Linux or Unix
2. Neil Matthew, Richard Stones, Beginning Linux Programming, Wilye
EC24313: INTRODUCTION TO LINUX
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 63 of 69
Course Outcomes:
The student will be able to
1. Explain structure of Linux OS.
2. Make use of Linux shell commands.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 64 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Lab 2 Hrs/Week
Unit I (4 + 2 = 6 Hrs)
[A] Definition, Structure and types of reports.
[B] Home Assignments related to the above topics.
Unit II (5 + 2 = 7 Hrs)
[A] Importance of references, glossary and bibliography. How to write and insert them in
reports.
[B] Home Assignments related to the above topics.
Unit III (5 + 2 = 7 Hrs)
[A] Use and types of charts and illustrations in report writing
[B] Home Assignments related to the above topics (minimum 25 sentences on each
topic).
Unit IV (5 + 2 = 7 Hrs)
[A] Various report writing techniques
[B] Home Assignments related to the above topics.
Unit V (5 + 2 = 7 Hrs)
[A] A detail study of any report (non technical and technical)
[B] Home Assignments related to the above topics.
Text Books
1. “Techniques of writing memos , reports and business letters “ Courtland L Bovee
2005 JaicoPubliishing house Mumbai
2. “ Project Report writing “ MK Rampal , SL Gupta 2010 Galgotia Publishing
company Delhi
Reference Books
1. “ The effective presentation “ AshaKaul 2005 Sage Publications Delhi
2. “ Business communication and report writing “ R.C Sharma and KrishnaMohan
2nd edition , 2000 , Tata McGrawhill publishing company
HS20108 :: TECHNICAL WRITING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 65 of 69
Course Outcomes:
The student will be able to
1. Understand the concept of report writing, various structures and layouts.
2. Analysis technical report critically and show area of importance if applicable.
3. Know the correct standardized sequence of technical report writing.
4. Do the correct format for compiling the mini project report.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 66 of 69
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Lab 2 Hrs/Week
List of Demonstration and Practical Sessions
Sr.
No. Name of the Experiment Mode of Conduct
1. Introductory Session Student activities in groups: Each
student must present any technical
topic for 15 min followed by an
evaluation by the teacher for 10 min
using evaluation criterion. All other
non participating must attend and can
give suggestions. Each student will
give minimum of two presentations
per semester.
2. Presentations by 4 – 5 students (1st Topic)
3. Presentations by 4 – 5 students (1st Topic)
4. Presentations by 4 – 5 students (1st Topic)
5. Presentations by 4 – 5 students (1st Topic)
6. Presentations by 4 – 5 students (1st Topic)
7. Presentations by 4 – 5 students (1st Topic)
8. Presentations by 4 – 5 students (2nd Topic)
9. Presentations by 4 – 5 students (2nd Topic)
10. Presentations by 4 – 5 students (2nd Topic)
11. Presentations by 4 – 5 students (2nd Topic)
12. Presentations by 4 – 5 students (2nd Topic)
Text Books
1. “Developing communication skills “ – Krishna Mohan and MeeraBanerji , 2008
Mcmilan Publishers Delhi
2. “Speaking and writing for effective business communication “Francis Sounderaraj
2009 , Mcmilan Publishers India ltd, delhi
3. “Technical writing and professional communication for non native speakers of
English “ – International edition 1991 – Thomas N Huckin& Leslie A Olsen –
2nd edition Tata McGrawhill publishing company.
4. Technical communications - A practical approach 2007 “ – William Sanborn
Pfeiffer & TVS Padmaja – 6th edition Dorling Kindersley ( India ) Pvt ltd , Delhi.
Reference Books
1. “ Cambridge English for engineering “ Mark Ibbotson , Cambridge university
press Delhi
2. “ Professional presentations “ Malcolm Goodale , Cambridge university press
2009
HS20307 :: GENERAL SEMINAR II
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 67 of 69
3. “ Technical Report Writing Today “ – 8th edition ( Indian Adaptation 2004
Daniel G Roirdon , Steven E PenleyBiztantra publications New Delhi
4. “ English for success “ E Sureshkumar , P Srihari , J Savitri – Cambridge
University Press India Pvt ltd , 2010 , Delhi
Course Outcomes:
The student will be able to
1. Write an appropriate resume as required by the industry.
2. Perform well in the interview because of mock interview.
3. Know how to gather activities of various MNC’s who come for placements in VIT.
4. Give an effective technical presentation.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 68 of 69
FF No. : 654 F
Comprehensive Viva voce
Credits: 02 Teaching Scheme: - ---
An oral examination based on
1) Signals and Systems
2) Analog Communication.
Course outcomes:
Students will be able to
1. Apply knowledge to solve engineering problems within time constraint.
2. Communicate effectively to present solution to the engineering problems.
EC20401 :: Comprehensive Viva voce
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of S.Y. B.Tech. Electronics Engineering. Pattern B-14, A.Y. 2016-17 Page 69 of 69
FF No. : 654 F
Comprehensive Viva voce
Credits: 02 Teaching Scheme: - ---
An oral examination based on
1) Digital Electronics
2) Data Structure & Algorithms
Course outcomes:
Students will be able to
1. Apply knowledge to solve engineering problems within time constraint.
2. Communicate effectively to present solution to the engineering problems.
EC20402 :: Comprehensive Viva voce
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A14, A.Y. 2016-17
BansilalRamnathAgarwal Charitable Trust’s
Vishwakarma Institute of Technology (An Autonomous Institute affiliated to University of Pune)
Structure & Syllabus of
T.Y. B.Tech. (Electronics Engineering)
Pattern ‘A 14’
Academic Year 2014-15
Prepared by: - Board of Studies in Electronics Engineering
Approved by: - Academic Board, Vishwakarma Institute of Technology, Pune
Signed by
Chairman – BOS Chairman – Academic Board
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A14, A.Y. 2016-17
S.No CONTENTS Page No
1 Structure 1-20
2 Module 5 Syllabi 21-39
2.1 Microcontroller & Applications EC30101 21
2.2 Microcontroller & Applications (Lab) EC30306 23
2.3 Microcontroller & Applications (Tut) 24
2.4 Digital Communication EC30102 25
2.5 Digital Communication (Lab) EC30308 27
2.6 Digital Communication (Tut) 28
2.7 Digital Signal Processing EC30103 29
2.8 Digital Signal Processing (Lab) EC30307 31
2.9 Digital circuits EC30109 32
2.10 Computer Architecture & Operating System EC31102 34
2.11 Miniproject EC37403 36
2.12 Major Project I EC37302 37
2.13 Technical Seminar EC37301 38
3 Module 6 Syllabi 40-59
3.1 Electromagnetic Engineering EC30104 40
3.2 Electromagnetic Engineering (Tut) 42
3.3 Analog Circuits EC30105 43
3.4 Analog Circuits (Lab) EC30303 45
3.5 Analog Circuits (Tut) 46
3.6 Power Electronics EC30106 47
3.7 Power Electronics (Lab) EC30309 50
3.8 Digital Integrated Circuits EC30107 51
3.9 Digital Integrated Circuits (Lab) EC30310 53
3.10 Solar System & Solar Electricity EC31103 54
3.11 Miniproject EC37403 56
3.12 Major Project I EC37302 57
3.13 Technical Seminar EC37301 58
4 Professional Development courses Syllabi
(Offered in module 5 and 6)
60-77
4.1 Optimization Techniques EC33301 60
4.2 MATLAB Simulink and Simulation Tools EC33302 61
4.3 Configurable and Recofigurable Computing EC33303 62
4.4 Linux Operating System EC33304 63
4.5 PIC Microcontroller EC33306 64
4.6 Digital Signal and Image Processing using
MATLAB
EC33307 65
4.7 LATEX EC33308 66
4.8 Speech Processing EC33309 67
4.9 Real Time Signal Processing EC33310 68
4.10 Switched based Simulation EC33312 69
4.11 Wireless Networks EC33313 70
4.12 PCB Design EC33314 71
4.13 Networking – Industrial Automation EC33315 72
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A14, A.Y. 2016-17
4.14 Industrial Wireless communication EC33316 73
4.15 Introduction to Medical Equipments EC33317 74
4.16 PLC Programming EC33318 75
4.17 FPGA Based System Design EC33319 76
4.18 Digital Circuit Design EC33322 77
5.1 Comprehensive Viva Voce EC30401 78
5.2 Comprehensive Viva Voce EC30402 79
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 1 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
F.Y. B.TechStructure with effect from Academic Year 2014-15 Module 1
Code Sub-ject
Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10109 S1 Linear Algebra and Random Variables
3 - 1 10 20 5 5 - 60 4
HS10103 S2 Modern Physics 3 - 1 10 20 5 5 - 60 4
CH10101 S3 Chemistry 3 - - 15 20 5 - - 60 3
ME10101 S4 Engineering Graphics 3 - - 15 20 5 - - 60 3
HS16101 HS16103 HS16105 HS16107
S5 (OE)
Sociology Psychology Philosophy EVS
2 - - 15 20 5 - - 60 2
HS10301 Lab 1
Engineering Graphics Lab - 2 - - - - 70 30 1
CH10301 Lab 2
Science Lab - 2 - - - - 70 30 1
HS153xx
Lab 3
General Proficiency* - 2 - - - - 70 30 1
HS15301 HS15302 HS15303
Lab 4
English I * French I German I
- 2 - - - - 70 30 1
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 2 of 79
HS15304 HS15305
Spanish I Japanese I
HS14301
Lab 5
Engineering Workshop* - 2 - - - - 70 30 1
HS17401
Mini Proj.
Mini Project - 4 - - - - 70 30 2
TOTAL 14 14 2 23
F.Y. B.TechStructure with effect from Academic Year 2014-15 Module 2
Code Sub- ject
Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10102
S1 Differential and Integral Calculus
3 - 1 10 20 5 5 - 60 4
HS10104 S2 Engineering Mechanics
3 - 1 10 20 5 5 - 60 4
HS10108
S3 Electrical Engineering Fundamentals
3 - - 15 20 5 - - 60 3
CS10102 S4 Computer Programming
3 - - 15 20 5 - - 60 3
HS16102 HS16104 HS16106 HS16108
S5 (OE)
Economics Management Technology Cost & Acc. Business Law
2 - - 15 20 5 - - 60 2
CS10302
Lab 1 Computer Programming - 2 - - - - 70 30 1
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 3 of 79
HS10306 Lab 2 Engineering Lab - 2 - - - - 70 30 1
HS153xx Lab 3 General Proficiency* - 2 - - - - 70 30 1
HS15306 HS15307 HS15308 HS15309 HS15310
Lab 4 French II* German II Spanish II Japanese II English II
- 2 - - - - 70 30 1
HS14302 Lab 5 Trade Workshop* - 2 - - - - 70 30 1
HS17402 Mini Proj.
Mini Project - 4 - - - - 70 30 2
TOTAL 14 14 2 23
F.Y. B.Tech Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10107
Lab Communication Skill* - 2 - - - - 70 30 1
TOTAL - 2 - 1
F.Y. B.Tech. Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS17301 Lab General Seminar-I* - 2 - - - - 70 30 1
TOTAL - 2 - 1
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 4 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 3
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC20101 Semiconductor Devices & circuits
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC20102 Analog Communication
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC20103 Linear Algebra & Statistics
Theory – Core
3 - - 15 20 5 - - 60 3
EC20104 Signals and Systems
Theory – Core
3 - - 15 20 5 - - 60 3
EC21102 Electrical Machines
Theory – MD
2 - - 15 20 5 - - 60 2
EC20301 Semiconductor Devices & circuits
Lab – Core
- 2 - - - - 70 30 1
EC21301 Electrical Machines
Lab – MD
- 2 - - - - 70 30 1
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 5 of 79
EC20302 Analog Communication
Lab – Core
- 2 - - - - 70 30 1
Lab – SD
- 2 - - - - 70 30 1
EC27401 Mini Proj. Project - 4 - - - - 70 30 2
EC20401 Comprehensive Viva Voce*
Oral - - - - - - - - 100 2
TOTAL 14 12 2 24
* Based on Signals and Systems and Analog Communication
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 6 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 4
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC21101
Control Systems
Theory - MD
3 - 1 10 20 5 5 - 60 4
EC20105 Digital Electronics
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC20106
Data Structure & Algorithms
Theory – Core
3 - - 15 20 5 - - 60 3
EC20107 Networks and Lines
Theory – Core
3 - - 15 20 5 - - 60 3
EC21103 Electronic Instrumentation & Measurement
Theory – MD
2 - - 15 20 5 - - 60 2
EC20303 Digital Electronics
Lab – Core
- 2 - - - - 70 30 1
EC20304 Data Structure & Algorithms
Lab – Core
- 2 - - - - 70 30 1
EC21302 Electronic Instrumentation & Measurement
Lab – MD
- 2 - - - - 70 30 1
Lab – - 2 - - - - 70 30 1
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 7 of 79
SD
EC27402 Mini Proj. Project - 4 - - - - 70 30 2
EC20402 Comprehensive Viva Voce**
Oral - - - - - - - - 100 2
TOTAL 14 12 2 24
**Based on Digital Electronics and Data Structure & Algorithms
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 8 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15
Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS20108 Lab Technical Writing
- 2 - - - - 70 30 1
TOTAL - 2 - 1
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS20307 Lab General Seminar-II
- 2 - - - - 70 30 1
TOTAL - 2 - 1
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 9 of 79
List of Skill Development courses (Lab)
Course Name Course code
Applied Electromechanics for Robotics EC24301
Matlab fundamentals and programming techniques EC24303
Electronic Hardware Workshop EC24304
C++ Programming EC24306
Pspice based circuit simulation EC24308
Event driven circuit simulation EC24310
Fundamentals of Engineering Mathematics * EC24312
Introduction to Linux EC24313
* ONLY FOR SECOND YEAR DIRECT ADMITTED STUDENTS
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 10 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 5
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC30101 Microcontroller & Applications
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC30102 Digital Communication
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC30103 Digital Signal Processing
Theory – Core
3 - - 15 20 5 - - 60 3
EC30109 Digital Circuits
Theory – Core
3 - - 15 20 5 - - 60 3
EC31102 Computer Architecture &
Operating System
Theory – MD
2 - - 15 20 5 - - 60 2
EC30306 Microcontroller & Applications
Lab
Lab – Core
- 2 - - - - 70 30 1
EC30307 Digital Signal Processing Lab
Lab – Core
- 2 - - - - 70 30 1
EC30308 Digital Communication
Lab
Lab – Core
- 2 - - - - 70 30 1
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 11 of 79
Lab 4 Lab – PD
- 2 - - - - 70 30 1
EC30401 Comprehensive Viva Voce
Oral - - - - - - - - 100 2
TOTAL 14 8 2 22
***Based on Microcontroller & Applications and Digital Signal Processing
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 12 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 6
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC30104 Electromagnetic Engineering
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC30105 Analog Circuits
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC30106 Power Electronics
Theory – Core
3 - - 15 20 5 - - 60 3
EC30107 Digital Integrated Circuits
Theory – Core
3 - - 15 20 5 - - 60 3
EC31103 Solar System and Solar Electricity
Theory – MD
2 - - 15 20 5 - - 60 2
EC30303 Analog Circuits
Lab – Core
- 2 - - - - 70 30 1
EC30309 Power Electronics Lab
Lab – Core
- 2 - - - - 70 30 1
EC30310 Digital Integrated Circuits Lab
Lab – Core
- 2 - - - - 70 30 1
Lab 4 Lab – PD
- 2 - - - - 70 30 1
EC30402 Comprehensive Oral - - - - - - - - 100 2
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 13 of 79
Viva Voce****
TOTAL 14 8 2 22
**** Based on Power Electronics and Digital Integrated Circuits
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 14 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC37301 Seminar Seminar - 4 - - - - - 70 30 2
EC37403 Mini Project
Project - 4 - - - - - 70 30 2
TOTAL - 8 - 4
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC37302 Major Project - I
Project - 4 - - - - - 70 30 2
TOTAL - 4 - 2
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 15 of 79
List of Professional Development courses (Lab)
Course Name Course code
Optimization Techniques EC33301
MATLAB Simulink and simulation tools EC33302
Configurable and reconfigurable computing EC33303
Linux Operating System EC33304
PIC Microcontroller EC33306
Digital Signal and Image Processing using Matlab EC33307
LATEX EC33308
Speech Processing EC33309
Real Time Signal Processing EC33310
Switch based Simulation EC33312
Wireless networks EC33313
PCB Design EC33314
Networking – Industrial Automation EC33315
Industrial Wireless Communication EC33316
Introduction to Medical Equipments EC33317
PLC Programming EC33318
FPGA Based System Design EC33319
Digital Circuit Design EC33322
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 16 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 7
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC40101 Electronic Circuit Design
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC421XX Elective $
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC40103 Coding & Data Compression
Theory – Core
3 - - 15 20 5 - - 60 3
EC421XX Elective$$ Theory – Core
3 - - 15 20 5 - - 60 3
EC40301 Coding & Data Compression
Lab – Core
- 2 - - - - 70 30 1
EC423XX
Elective$$ Lab – Core
- 2 - - - - 70 30 1
TOTAL 12 4 2 16
$ Elective with tutorial
$$ Elective with Lab
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 17 of 79
BansilalRamnathAgarwal Charitable Trust’s
VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 8
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC40104 Computer Networks
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC421XX Elective$
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC 41101 Embedded Systems
Theory – Core
3 - - 15 20 5 - - 60 3
EC421XX Elective$$ Theory – Core
3 - - 15 20 5 - - 60 3
EC41301 Embedded Systems
Lab – Core
- 2 - - - - 70 30 1
EC423XX Elective$$
Lab – Core
- 2 - - - - 70 30 1
TOTAL 12 4 2 16
$ Elective with tutorial
$$ Elective with Lab
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 18 of 79
$ List of Electives with Tutorial
Course Name Course code
Artificial Intelligence EC42102
Pattern Recognition EC42103
High power semiconductor devices EC42127
Microwave Engineering EC42107
Artificial Neural Networks and Fuzzy Logic EC42110
Wireless Sensor Networks EC42111
Computer Vision EC42131
Speech and Vision Processing EC42132
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 19 of 79
$$ List of Electives with Lab
Course Name Course code (Theory) Course code (Lab)
Fiber Optic Communication EC42104 EC42301
VLSI Design EC42105 EC42302
Digital Image Processing EC42106 EC42303
Audio-Video Engineering EC42112 EC42304
Advanced Power Electronics EC42113 EC42305
Bio-medical Electronics EC42114 EC42306
System on chip EC42128 EC42313
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 20 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC47301 Major Project - II
Project - 8 - - - - - 70 30 4
TOTAL - 8 - 4
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC47302 Major Project - III
Project - 12 - - - - - 70 30 6
TOTAL - 12 - 6
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 21 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (8 Hrs)
INTRODUCTION TO MICROCONTROLLER
A. Microprocessor and microcontroller, Features and architecture of 89C51
microcontroller, Addressing modes , Instruction set.
B. Features and architecture of 89V51RD2 microcontroller.
Unit II (8 Hrs)
ON CHIP PERIPHERALS OF 89C51
A. Port structure, Timers and counters, Serial port, Interrupt structure and simple assembly
language programs
B. On chip peripherals of 89V51RD2( PCA with PWM, Timers and counters, Interrupts
etc)
Unit III (8 Hrs)
SERIAL AND PARALLEL PORT INTERFACING
A. Interfacing of display devices like LED, Seven segment, 2 x 16 character LCD (8bit
mode),serial communication protocols-RS232, RS485, Buses-I2C and its implementation
, SPI.
B. Interfacing of 2 x 16 character LCD in 4 bit mode, alphanumeric display
Unit IV (8 Hrs)
INTERFACING AND PROGRAMMING USING EMBEDDED C
A. 4 X 4 matrix keypad, DAC( Binary weighted and R2R ladder), ADC(Dual slope and
Successive approximation type), Stepper motor( Unipolar, permanent magnet)
B.Interfacing of relay, temperature sensor, DC & servo motor.
EC30101:MICROCONTROLLER AND APPLICATIONS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 22 of 79
Unit V (8 Hrs)
RISC MICROCONTROLLERS
A. Memory interfacing, Features and Architecture of PIC 16F877A and AVR Atmega32,
Theoretical minimum system design.
B. Instruction set of PIC 16F877A
.
Text Books
1. ‘8051 and Embedded C programming’- Mazidi and Mazidi, Second edition, Pearson
education
2. ‘8051 microcontroller Architecture, programming and Applications- Kenath Ayala,
third edition, Peneram publication
References
1. Datasheets of 89C51RD2, ADC 0809,DAC 0808, PIC 16F877A, AVR Atmega32,
PCF 8591
2. ‘Serial port complete’- Jan Axelson, Peneram publication
Course Outcomes:
The student will be able to
1. Illustrate the hardware architecture of AT89C51 microcontroller and write
programs using its assembly language instruction set.
2. Comprehend and describe usage of on-chip peripherals of AT89C51
microcontroller.
3. Explain and implement serial communication protocols.
4. Interface input/output peripherals with AT89C51 microcontroller and write
C-language programs for these interfaces.
5. Interface external memory with 8031/8051 microcontroller and design minimum
system for a specific application.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 23 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 1 Teaching Scheme: - Laboratory 2 Hrs/Week
List of practicals
1. Study of simulator, assembler and cross-compiler for 8051 family microcontroller.
2. Unsigned and Signed arithmetic operations using simulator
3. LED interfacing
4. Seven segment display interfacing
5. 2 X 16 character LCD interfacing
6. Serial communication
7. 4 X 4 keypad matrix interfacing
8. DAC interfacing
9. ADC interfacing
10. Stepper motor interfacing
Text Books
3. ‘8051 and Embedded C programming’- Mazidi and Mazidi, Second edition, Pearson
education
4. ‘8051 microcontroller Architecture, programming and Applications- Kenath Ayala,
third edition, Peneram publication
References
3. Datasheets of 89C51RD2, ADC 0809,DAC 0808, PIC 16F877A, AVR Atmega32,
PCF 8591
4. ‘Serial port complete’- Jan Axelson, Peneram publication
Course Outcomes:
The student will be able to-
1. Program 8051 family microcontrollers using integrated development environment.
2. Interface input/output peripherals to 8051 family microcontrollers.
3. Estimate hardware and software requirements of microcontroller based system.
EC 30306: MICROCONTROLLER AND APPLICATIONS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 24 of 79
FF No. : 654 C
Tutorial Course Syllabus
Credits: 1 Tutorials - 1 Hr/Week
List of Tutorials
1. Study of addressing modes
2. Brief discussion on 8051 instruction set
3. Assembly language program for multibyte addition.
4. Assembly language program for block transfer.
5. Assembly language program of code conversion.
6. Assembly language program to find Largest/smallest number from a given array
7. Event counter using 8051 timer.
8. PWM generation
9. Interrupt programming
10. Implementation of I2C/SPI protocol.
11. Assembly language program for interfacing switch & LED to PIC 16F877A..
12. Assembly language program to read/write PIC 16F877A on-chip EEPROM.
Text Books
5. ‘8051 and Embedded C programming’- Mazidi and Mazidi, Second edition, Pearson
education
6. ‘8051 microcontroller Architecture, programming and Applications- Kenath Ayala,
third edition, Peneram publication
References
5. Datasheets of 89C51RD2, ADC 0809,DAC 0808, PIC 16F877A, AVR Atmega32,
PCF 8591
6. ‘Serial port complete’- Jan Axelson, Peneram publication
MICROCONTROLLER AND APPLICATIONS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 25 of 79
FF No. : 654 A
Theory Course Syllabus
EC30102 : DIGITAL COMMUNICATION
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (8 Hrs)
Sampling & Waveform Coding
A. Introduction to digital communication, Sampling, reconstruction, ideal sampling, Flat top &
Natural Sampling Aliasing, Aperture effect. Pulse code modulation & reconstruction,
Quantization noise, Companded PCM, Delta modulation, Adaptive delta modulation, Differential
PCM, ISI and eye diagram.
B. LPC and Line Coding, equalizers.
Unit II (8 Hrs)
Digital modulation techniques
A. Digital modulation techniques such as Binary Phase Shift Keying, Quadrature Phase Shift
Keying, M-Ary PSK , Quadrature Amplitude Shift Keying, Binary Frequency Shift Keying, M-
Ary Frequency Shift Keying, Minimum Shift Keying
B. Differential Phase Shift Keying, Differentially encoded PSK , Gaussian Minimum
Shift Keying.
Unit III (8 Hrs)
Detection & Performance Analysis Of Digital Signal
A.Base Band signal receiver ,Derivation for Error prob of int. & dump Filter, Optimum Filter,
white noise matched filter, probability error of match filter, correlation, FSK, PSK,
non- coherent detection of FSK, DPSK, QPSK, Calculation of error probability for BPSK &
BFSK , Signal Space to calculate Probability of error.
BCorrelator receiver.
Unit IV (8 Hrs)
Spread Spectrum
A. Pusedo-random Sequence, Direct Sequence Spread Spectrum Phase Shift Keying block details
& mathematical treatment , Power Spectrum Density curves, Jamming margin and processing
gain, Probability of error, Frequency Hop Spread Spectrum.
B. Tracking &Acquisitions of DS & FH systems, applications of DSSSPSK and FHSS.
Unit V (8 Hrs)
Introduction to Link Design and Link Budget Analysis
A. CDMA,TDMA,FDMA, Kepler’s Laws, Satellite orbits, Satellite system link models, Free
Space Propagation, System Noise, Transmission losses, Carrier to noise ratio for uplink
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 26 of 79
&Downlink, Energy-Per-Bit to Noise Density,combined Carrier to noise ratio, Interference for
uplink & Downlink, link budget.
B. Interference between Satellite circuits, Error Control Coding for Satellites & link Parameters
Affected by Coding.
Text Books
1. .Taub Schilling, ‘Principles of communication system’, Tata McGraw Hill, 2nd
Edition
2. B.Sklar , ‘Digital C ommunication’, Pearson, 2nd edition …..
Reference Books
1. Simon Haykin , ‘Digital Communications’, Wiley Publications, 4th edition
2. Carlson , ‘Communication System’, McGrawHill, 4th edition
3. Dennis Roddy, ‘Satellite Communications’, McGraw Hill Publications, 4th Edition.
Course Outcomes:
Student will be able to
1. Encode analog signals in digital formats.
2. Analyze modulation techniques with respect to bandwidth, Euclidian distance and
probability of error.
3. Evaluate performance of matched filter and correlator in comparison with optimum
receiver.
4. Describe spread spectrum system.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 27 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Practical 2 Hrs/Week
List of Practicals
1. Verification of sampling theorem and understanding Natural & Flat Top Sampling.
2. Study of Pulse code Modulation.
3. Spectral analysis of line codes.
4. Study pf PCM A-law with noise measurements
5. Generation & detection DM, ADM with Noise measurements.
6. Generation & detection of QPSK with noise generator & adder.
7. Generation & detection of BFSK.
8. Generation & Spectral analysis of PN sequence.
9. Generation & detection of DS-SS PSK & spectral analysis.
10. Simulation of PSK system using MATLAB & Simulink
Text Books
1. SanjitMitra, ‘Digital Signal Processing’, TMH, 3rd edition
2. John Proakis, DimitriManolakis, ‘Digital Signal Processing – Principles,
Algorithms & Applications’, PHI
3. Taub Schilling, ‘Principles of communication system’, Tata McGraw Hill
4. B.Sklar , ‘Digital Communication’, Pearson, 2nd edition
Reference Books
1. Simon Haykin , ‘Digital Communications’, Wiley Publications, 4th edition
2. Carlson , ‘Communication System’, McGrawHill, 4th edition
3. Dennis Roddy, ‘Satellite Communications’, McGraw Hill Publications, 4th Edition.
Course Outcomes:
Student will be able to
1. Analyze digital encoding circuits.
2. Apply modulation techniques for digital communication.
3. Perform spectral analysis.
4. Simulate and evaluate performance of different digital modulation techniques.
EC 30308 : DIGITAL COMMUNICATION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 28 of 79
FF No. : 654 C
Tutorial Course Syllabus
DIGITAL COMMUNICATION
Credits: 01 Teaching Scheme: - Tutorial 1 Hrs/Week
List of topics
1. Fourier Series, Fourier Transform & PSD
2. Sampling
3. Pulse Code Modulation
4. Delta Modulation.
5. BPSK,QPSK& M-ary PSK.
6. QAM,BFSK& MSK
7. Probability of Error of integrator & Dump filter, Matched Filter, Correlator
8. Probabilty of Error of BPSK, QPSK, BFSK based on Euclidian distance
9.Genration of PN sequence, Properties
10. Probability of Error of DSSS system, Processing Gain & Jamming Margin
11. Link Budget Analysis - Flux density, Received Power
12. Link Budget Analysis – C/N ratio , Budget
Text Books
1. .Taub Schilling, ‘Principles of communication system’, Tata McGraw Hill, 2nd
Edition
2. B.Sklar , ‘Digital C ommunication’, Pearson, 2nd edition …..
Reference Books
1. Simon Haykin , ‘Digital Communications’, Wiley Publications, 4th edition
2. Carlson , ‘Communication System’, McGrawHill, 4th edition
3. Dennis Roddy, ‘Satellite Communications’, McGraw Hill Publications, 4th Edition.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 29 of 79
FF No. : 654 A
Theory Course Syllabus
EC 30103 : DIGITAL SIGNAL PROCESSING
Credits:03Teaching Scheme: - Theory 3 Hrs/Week
Unit I : (10 Hrs.)
Z Transform
A. Discrete time signals & Systems, Z- transform and its properties, Inverse Z-transform,
analysis of LTI systems in Z domain, Unilateral Z-transform.
B. Sampling process, Convolution and Correlation
Unit II : (11 Hrs.)
Discrete Fourier Transform
A. Discrete time Fourier transform(DTFT), Discrete Fourier transform(DFT), Relation of
DFT to other transforms, Properties of DFT, Overlap_add and overlap_save methods.
B. Applications of DFT
Unit III :(7 Hrs.)
FFT Algorithms
FFT algorithms- Decimation in Time and Decimation in frequency,IDFT using FFT,
Quantization errors in DFT and FFT.
B. Goertzel algorithm
Unit IV : (6 Hrs.)
FIR Filters
A. FIR filter structures - Direct form structure, cascade form structure, Design of linearphase
FIR filters using windows , Design of linear phase FIR filters using frequencysampling
method., Finite word length effects in FIR filters.
B. Design of FIR filters using Fourier series method, applications ofFIR filters
Unit V : (6 Hrs.)
IIR Filters
A. IIR filter structures - Direct form, Parallel form, cascade structure.IIR Filter design
methods - Bilinear transformation, Impulse invariance ;Finite word length effects in IIR
filters.
B. IIR Filter design by Approximation of Derivatives.
Text Books
1. SanjitMitra, ‘Digital Signal Processing’, TMH, 3rd edition
2. John Proakis, DimitriManolakis, ‘Digital Signal Processing – Principles, Algorithms
& Applications’, PHI
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 30 of 79
Reference Books
1. Ramesh Babu, ‘Digital Signal Processing’ ,Scitech publications, 2001
2. Shalivahanan, Vallavraj, Gnanapriya C., ‘Digital Signal Processing’, TMH, 2001
Course Outcomes:
Student will be able to-
1. Analyze LTI systems using Z-transform.
2. Demonstrate use of DFT in analyzing LTI systems.
3. Determine DFT coefficients using FFT algorithms to minimize hardware complexity.
4. Design and analyze FIR and IIR filters for the given Specifications.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 31 of 79
FF No. :
654 B
Laboratory Course Syllabus
EC30307 : DIGITAL SIGNAL PROCESSING
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practicals
1. Study of basic signals
2. Verification of sampling theorem
3. Rational-Z transform
4. DTFT - Magnitude and Phase spectrum plot
5. DFT - Magnitude and Phase spectrum plot
6. Linear filtering of long data squence
7. DIT FFT algorithm
8. Design and implementation of FIR filter using Window Technique
9. Design and implementation of IIR filter
10. Finite word legnth effect in IIR filter
Text Books
1. Digital Signal Processing, Proakis , Manolakis, Pearson and PH,
3rd edition
2. Digital Signal Processing Computer based approach , McGrawHill
3. Digital Signal Processing. Using MATLAB., Ingle , Proakis
Course Outcomes:
Student will be able to
1. Simulate Discrete Time signals.
2. Determine stability and causality of LTI systems from pole zero plot.
3. Apply properties of DFT to LTI systems from pole zero plot.
4. Determine FFT coefficients.
5. Implement FIR and IIR filters for the given specifications.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 32 of 79
FF No. : 654 A
Theory Course Syllabus
EC 30109:Digital Circuits
Credits: 03 Teaching Scheme: Theory 3 Hrs/Week
UNIT I: Synchronous Sequential Machines (8 Hrs)
Part A
Mealy Machine, Moore Machine, State Equivalence, Machine Minimization, ASM and Basic
principles, Synchronizer failure and Meta-stability, Practical Issues such as Clock Jitter and
Skew.
Part B
Examples based on minimization techniques
UNIT II: Asynchronous Sequential Machines (8 Hrs)
Part A
Fundamental Mode Model, Flow Table, Races and Cycles: Critical and Non Critical Races,
Cycles and Oscillations, Hazards: Static Hazards, Dynamic Hazards, Essential Hazards,
Design of Hazard Free Circuits.
Part B
Examples based on asynchronous sequential machines
UNIT III: Logic Families (8 Hrs)
Part A
Classification of Logic Families: TTL, CMOS, ECL, RTL, I2L and DCTL, Characteristics of
Digital ICs: Speed of Operation, Power Dissipation, Figure of Merit, Fan in, Fan out, Current
and Voltage Parameters, Noise Immunity, Operating Temperatures and Power Supply
Requirements, TTL: Operation of TTL NAND gate, Active pull up, Wired AND, Open
Collector Output, Tri-State logic, Interfacing CMOS and TTL.
Part B
Comparison of logic families.
UNIT IV: Building Block Design (8 Hrs)
Part A
Floating-Point Encoder, Dual-Priority Encoder, Comparator, Adder- Single Bit Adder, Bit
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 33 of 79
Parallel Adder, Serial Adder, Carry-Look Ahead Adder, Carry Save Adder, Carry Select Adder,
Group Carry Look Ahead, Manchester Carry Adder, Transmission Adder, Parity Generator,
Multipliers: Array Multiplier, Booth’s Multiplier, Radix n-multiplier, Wallace Tree Multiplier,
Serial Multiplier, Shifters: Barrel Shifter, Logarithmic Shifter.
Part B
Synchronizers and Arbiters.
Unit V: Fault Diagnosis and Testing (8 Hrs)
Part A
Fault Diagnosis, Fault Table Method, and Fault Model: Stuck at Model, Path Sensitization
Method, Built in Scan Test.
Part B
Built in Logic Block Observer
TEXT BOOKS:
1. “Digital Design Principles & Practices”, John F. Wakerly, PHI/ Pearson Education Asia,
3rd Edition, 2005.
2. “Digital Design”, Morris Mano, Prentice Hall India.
REFERENCE BOOKS:
1. “Digital Integrated Circuits: A Design Perspective”, J. Rabaey, Prentice Hall India.
2. “Fundamentals of Pulse and Digital Circuits”, Ronald J. Tocci, 3rd Edition, 2008
Course Outcomes:
The student will be able to –
1. Design synchronous logic circuits.
2. Analyze asynchronous logic circuits.
3. Compare different logic families.
4. Apply combinational logic building blocks in digital applications.
5. Carry out fault diagnosis of digital circuits.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 34 of 79
FF No. : 654 A
Theory Course Syllabus
EC31102: COMPUTER ARCHITECTURE AND OPERATING
SYSTEM
Credits: 02 Teaching Scheme: - Theory 2 Hrs/Week
Unit I (5 Hrs)
Structure of a Computer System & Processor Organization
A. Brief History of computers, Von Neumann Architecture, Functional Units, Data Types
and Computer Arithmetic: Fixed and Floating point numbers, Signed numbers, Integer
Arithmetic, 2’s Complement arithmetic, multiplication.
B. IEEE standards for Floating point representations.
Unit II (5 Hrs)
Control Unit & I/O Organization
A. CPU Architecture (8086), Register Organization, Instruction types, Instruction formats,
Instruction cycles, Types of operands, Addressing Modes, Single Bus CPU, Control Unit
Operation: Instruction Sequencing, Micro-operations. Hardwired Control: Multiplier CU.
B. Applications of microprogramming, I/O channels
Unit III (5 Hrs)
Introduction to OS & Process Management
A. Architecture, Goals & Structures of O.S., Hardware Abstraction layer, Basic functions,
Types of OS: Batch, multiprogramming, multitasking, time sharing.
Processes: Process description & control: Process Concept, Process states, Process
description, Process control, Threads.
Concurrency: Principles of Concurrency, Mutual Exclusion, Semaphores, Readers-Writers
problem.
B. Producer Consumer Problem, Dining Philosopher problem.
Unit IV (5 Hrs)
Deadlock and CPU Scheduling
A. Deadlock: Principles of deadlock, Deadlock Prevention, Banker's algorithm for
Deadlock Avoidance, Deadlock Detection, Deadlock Recovery.
Uniprocessor Scheduling: Types of scheduling: Preemptive, Non-preemptive, Long-term,
Medium-term, Short-term. Scheduling Algorithms: FCFS, SJF, RR, and Priority.
B.Multi Processor Scheduling, Real Time Operating System.
Unit V (6 Hrs)
Memory Management
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 35 of 79
Course Outcomes:
Student will be able to
1. Describe various functional units of computer systems.
2. Perform arithmetic operations on fixed and floating point numbers.
3. Explain architecture of 8086.
4. Identify role of operating system in computers.
5. Explain process management and memory management.
A. Memory management requirements, Memory partitioning: Fixed and Variable
Partitioning, Memory Allocation: Allocation Strategies (First Fit, Best Fit and Worst Fit),
Fragmentation, and Swapping. Virtual Memory Concepts, Segmentation, Paging, Page
Replacement Policies (FIFO, LRU, Optimal), Thrashing,
B. Demand paging, Cache Memory
Text Books
1. “Computer Organization and Architecture: Designing for Performance”, W.
Stallings William, Pearson Prentice Hall, 2006, ISBN 81-7758-993-8, 7th Edition
2. “Operating Systems”, Stalling William, Pearson Education, ISBN 81-317-0304-5, 5th
Edition.
Reference Books
1. “Computer Organization”, C. Hamacher, V. Zvonko, S. Zaky, McGraw Hill,
ISBN 007-120411-3 , 5th Edition.
2. “Modern Operating Systems”, Tanenbaum Andrew S, PHI, ISBN 81-203-0974-x, 2nd
Edition, 2001.
3. “Structured Computer Organization”, A. Tanenbaum, Prentice Hall of India,
ISBN 81 – 203 – 1553 – 7, 4th Edition.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 36 of 79
FF No. : 654 D
Project Course Syllabus
EC37403: Miniproject
Credits:2 Teaching Scheme: 4Hours / Week
Guidelines:
1. Mini Project will be based on all subjects of that Semester except GP. It is applicable
to Semester I irrespective of module (5 or 6).
2. The Semester Mini Project will be for a group of 3 to 5 students. Head of Department
to appoint Mini Project Guides. 2 credits will be awarded to the candidate after the
viva voce and project demonstration at the End of Semester.
3. Group formation, discussion with faculty advisor/guide, formation of the Semester
Mini Project statement, resource requirement, if any should be carried out in the
earlier part of the Semester. The students are expected to utilize the laboratory
resources before or after their contact hours as per the prescribed module.
4. The Assessment Scheme will be:
(a) Continuous Assessment 50 marks(based on regular interaction, circuit
development)
(b) End Semester 50 marks (based on implementation, testing, results, poster
presentation, and demonstration)
Course Outcomes:
The student will be able to
1. Planning and implementation of hardware/ software project
2. Prepare the budget for hardware requirement
3. Demonstrate the project.
4. Work as a team member.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 37 of 79
FF No. 654 D
Project Course Syllabus
EC37302: Major Project I
Credits:2 Teaching Scheme: 2 Hours / Week
Guidelines:
1. The project work should be carried out by a group of three to four students.
2. The project topic should be finalized with the consent of Project Guide in stage- I
after carrying out literature survey/ study in the related area. Its implementation can
be carried out in stage II and stage III.
3. Interdisciplinary project topic, if any, can be selected with the consent of the guide
and coordinating committees of respective disciplines.
4. For the sponsored project, students should submit the approval by the respective
industry.
5. A logbook should be maintained by the group throughout all the three Project stages
containing the details of work done, problems faced, solutions evolved etc. and should
be duly signed by the Internal and/or External guide on regular intervals.
6. Both the Project progress review reports for this stage should be submitted in the
prescribed format only after approval from the guide.
7. Abstract of the project should be submitted in the prescribed format at the time of
Stage-1 evaluation.
Course Outcomes:
The student will be able to
1) Review the literature to reach substantiated conclusion.
2) Formulate the problem statement.
3) Work as an individual as well as in a team.
4) Make effective presentation.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 38 of 79
FF No. : 654 E
Seminar Course Syllabus
EC 37301: Technical Seminar
Credits: 2 Teaching Scheme: - Lab 4 Hrs/Week
Guidelines:
• It is applicable to semester II irrespective of module (5 or 6).
• A seminar based on relevant disciplinary or inter disciplinary topic is to be presented
by every candidate during the semester. It consists of Literature Survey, study of
system and analysis.
• The selection of the topic should be based on references from magazines, transactions,
reference books and other technical literature.
• The approval of the Department Head/ Coordinator prior to commencement of work
and presentation is essential.(ISO registration form FF105 is to be filled.)
• The seminar progress is reviewed during the semester. In the reviews the applicability
and the relevance of the topic etc. is discussed.
• The student is expected to produce a report based on the work carried out. The
presentation, report, work done during the term supported by the documentation,
forms the basis of assessment.
• Guidelines for evaluation of seminar:-
1. Timely submission of abstract – 10%
2. Literature review – 10%
3. Regular reporting during semester - 10%
4. Attendance during seminar presentation – self and peer – 10%
5. Relevance of seminar topic – 10%
6. Technical contents – 10%
7. Presentation – 25%
8. Questions and answer session – 15%
Course outcomes:
Upon completion of this course students will be able to
1. Identify the area for seminar through literature survey.
2. Enhance presentation skill and technical writing
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 39 of 79
3. Develop good communication skill.
4. Develop research attributes(essential for major project activity)
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 40 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (4 Hrs)
Vectors and Coordinate Systems
A. Addition, subtraction, dot product and vector product of vectors, unit vectors,
position and displacement vectors, Cartesian, cylindrical and spherical coordinate
systems
B. Co-ordinate Conversions: Cartesian to Spherical and Cylindrical etc.
Unit II (10 Hrs)
Electrostatics
A. Coulomb’s Law, Concept of Electric Field intensity, Electric Field Intensity due
to various charge distributions, Gauss’s law and its applications, Divergence
theorem, Work, Energy, Potential, Gradient, Electric Fields in conductors and
dielectrics, Continuity Equation, Boundary Conditions
B. Laplace, Poisson’s equations
Unit III (10 Hrs)
Magnetic Field
A. BiotSavart law, Magnetic Field Intensity due to various current distributions,
Ampere’s circuital law and its applications, Curl, Stokes’ theorem, Magnetic Flux
and magnetic flux density, Scalar and vector magnetic potentials, Forces due to
magnetic fields, Magnetization and Permeability, Boundary conditions, Magnetic
Energy
B. Magnetic circuits, Inductance and Mutual Inductance.
Unit IV (8 Hrs)
Maxwell’s Equations & Time Varying Fields
A. Faraday’s law, Displacement current, Maxwell’s equations, Time varying fields,Time
harmonic fields, Energy stored in electric and magnetic time varying field
B. Retarded potentials
EC30104: ELECTROMAGNETIC ENGINEERING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 41 of 79
Unit V (8 Hrs)
Uniform Plane Wave And Propagation
A. Wave equation, Wave propagation in free space, dielectrics and conductors, Skin
Effect, Polarization, Reflection of uniform plane waves at normal and oblique
incidence, Standing wave ratio, Wave reflection from multiple interfaces
B. Wave propagation in dispersive media
Text Books
1. Sadiku Matthew N O, ‘Elements of Electromagnetics’, Oxford University Press,
3rd edition, 2002/2003.
2. Hayt W H, ‘Engineering Electromagnetics’, Mc_graw Hill Book Co., 7th edition,
1981
Reference Books
1. Balanis C A ,'Advanced Engineering Electromagnetics', Canada, John Wiley &
Sons. 1989
2. FleischD , Kraus John D , 'Electromagnetics with Applications', Mcgraw Hill
Book Publications.
Course Outcomes:
The student will able to
1. Represent vectors in cartesian, cylindrical and spherical coordinate system.
2. Calculate electric and magnetic field produced by different charge and current
distribution.
3. Calculate time varying electric and magnetic field using Maxwell's equation
4. Analyze the behavior of electromagnetic wave in conductor, dielectric, lossy and
lossless medium.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 42 of 79
FF No. : 654 C
Tutorial Course Syllabus
Credits: 01 Teaching Scheme: - Tutorial 1 Hrs/Week
Contents
1. Coordinate Systems
2. Coulomb’s Law
3. Gauss’ Law
4. Work, Energy, Potential
5. Boundary Conditions
6. Ampere’s Law
7. Magnetization and Boundary Conditions
8. Maxwell’s Equation and Wave Equation
9. Polarization
10. Wave reflection (normal incidence)
11. Wave reflection (oblique incidence)
12. VSWR
Text Books
3. Sadiku Matthew N O, ‘Elements of Electromagnetics’, Oxford University Press,
3rd edition, 2002/2003.
4. Hayt W H, ‘Engineering Electromagnetics’, Mc_graw Hill Book Co., 7th edition,
1981
Reference Books
1. Balanis C A,'Advanced Engineering Electromagnetics', Canada, John Wiley &
Sons. 1989
2. FleischD , Kraus John D , 'Electromagnetics with Applications', Mcgraw Hill Book
Publications.
EC30203:: ELECTROMAGNETIC ENGINEERING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 43 of 79
FF No. : 654 A
Theory Course Syllabus
EC30105: ANALOG CIRCUITS
Credits: 03 Teaching Scheme: - Theory 3Hrs/Week
UNIT I (8Hrs)
Feedback Amplifiers and Oscillators
A. Concept of feedback, Negative feedback, A generalized feedback amplifier, Four basic
amplifier types and Feedback topologies, Transfer gain with feedback, Advantages and
disadvantages of negative feedback, Effect of feedback on input and output impedances and
bandwidth of an amplifier. Analysis of Voltage-series, Current-series, Voltage-shunt and
Current-shunt feedback topologies. Positive feedback and Oscillators, RC phase shift
Oscillator, Wien Bridge Oscillator.
B. LC Oscillators, Crystal Oscillator
Unit II (6 Hrs)
Large Signal AF Power Amplifiers
A. Classes of power amplifiers - Class A, Class B, Class AB, Class C, Class D. Class A with
resistive load, Transformer coupled class A amplifier, Class B & Class AB Push-pull and
Complementary symmetry amplifiers, Efficiency analysis for all, Comparison of efficiencies.
B. Distortions in amplifiers, Total Harmonic Distortion (THD).
Unit III (9 Hrs)
OP-AMP Fundamentals
A. Basic building blocks of operational amplifier, Differential amplifier, Current sources like
Constant Current Source, I-Mirror, Widlar Current Source, Active level shifters, Output
stage, Open loop and Closed loop operation, Inverting and non-inverting configurations of
op-amp, Concept of virtual short and virtual ground. Ideal op-amp parameters like input
offset voltage, Output offset voltage, Input offset current, Input bias current, CMRR, PSRR,
Slew rate, Open loop gain, Input resistance, Output resistance, Frequency response, Small
signal and Power bandwidth, Non-ideal op-amp behavior in terms of ac and dc parameters
and its effect on performance, Offset null techniques.
B. Wilson Current Source, Frequency Compensation
Unit IV (9Hrs)
Linear Applications of OP-AMP
A. Summing amplifier, Difference amplifier, Voltage follower, Ideal and practical Integrator,
Integrator set, run and hold modes, Ideal and practical Differentiator, Voltage to current
converters with floating load & grounded load and its applications, Current to voltage
converters and its applications, Log Amplifier with log ratio and temperature compensation
circuits.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 44 of 79
B. Instrumentation amplifier, Antilog amplifier
Unit V (8Hrs)
Non Linear Applications of OP-AMP
A. Precision half wave and full wave rectifiers, Comparators, Limitations of op-amp as
comparator, Window Comparator, Schmitt Trigger with and without reference voltage,
Astablemultivibrator, MonostableMultivibrator, Design of square, triangular, pulse and saw
tooth waveform generators.
B. Peak Detectors, Sample and Hold circuits
Text Books
1. Integrated Electronics, MillmanHalkias, Tata McGraw Hill.
2. Design with Opearational Amplifiers and Analog Integrated Circuits, Sergio Franco, TMH,
Third edition
3. Op-amp and Integrated Circuits, RamakantGayakwad, PHI
Reference Books
1. Electronic Circuit Analysis & Design, Donald A. Neamen, Tata McGraw Hill
2. Operational Amplifiers, G. B. Clayton, McGraw Hill International Edition
3. Opearational Amplifiers and Linear Integrated Circuits, Coughlin, Discroll, PHI
Course Outcomes:
The Student will be able to
1. Analyze feedback amplifier circuits and oscillator circuits.
2. Classify power amplifier circuits with respect to its parameters.
3. Explain internal blocks of op-amp and its parameters.
4. Design linear applications of op-amp.
5. Evaluate non-linear applications of op-amp.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 45 of 79
FF No. : 654 B
Laboratory Course Syllabus
EC30303: ANALOG CIRCUITS
Credits: 01 Teaching Scheme: Laboratory2Hrs/Week.
List of Practical
1. Series Feedback Amplifier
2. Shunt Feedback Amplifier
3. WienBridge Oscillator
4. Complementary Symmetry Power Amplifier
5. Op-amp Parameters
6. Design and testing of Integrator and Differentiator Circuit
7. Design and testing of V to I & I to V Converters
8. Design and testing of Comparator and Schmitt Trigger
9. Design and testing of Precision Half Wave and Full Wave Rectifier
10. Design and testing of Waveform Generator
Text Books
1. Integrated Electronics, MillmanHalkias, Tata McGraw Hill.
2. Design with Opearational Amplifiers and Analog Integrated Circuits, Sergio Franco, TMH,
Third edition
3. Op-amp and Integrated Circuits, RamakantGayakwad, PHI
Reference Books
1. Electronic Circuit Analysis & Design, Donald A. Neamen, Tata McGraw Hill
2. Operational Amplifiers, G. B. Clayton, McGraw Hill International Edition
3. Opearational Amplifiers and Linear Integrated Circuits, Coughlin, Discroll, PHI
Course Outcomes:
The student will be able to
1. Construct feedback amplifier circuits.
2. Compare power amplifier circuits.
3. Measure op-amp parameters
4. Design and test circuits for linear applications of op-amp.
5. Build and test circuits for non-linear applications of op-amp.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 46 of 79
FF No. : 654 C
Tutorial Course Syllabus
ANALOG CIRCUITS
Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week
List of Contents
1. Feedback amplifiers
2. Feedback amplifiers
3. Oscillators
4. Power amplifiers
5. Power Amplifiers
6. Opamp parameters
7. Opamp parameters
8. Instrumentation Amplifiers
9. Log Amplifier
10. Multivibrators
11. IC 555
12. IC 555
Text Books
1. Integrated Electronics ,MillmanHalkias , Tata McGraw Hill1.
2. Design with opearational amplifiers and analog integrated circuits ,Sergio Franco,
TMH, Third edition
3. Op- amp and Integrated Circuits, RamakantGayakwad, PHI
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 47 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (10+1 Hrs)
POWER DEVICES
A. Structural modifications for power devices.
Structure, Characteristics, ratings of Power Diode SCR, GTO, IGBT
Comparison of above devices with Power MOSFET & Power BJT
Driver Circuits (isolated & non-isolated) for IGBT & SCR
Commutation circuits for SCR
Protection circuits for IGBT & SCR
B. Comparison of all power devices and suitability for applications.
Silicon Carbide (SiC), Gallium Nitride (GaN)-based power devices. Suitability of these
devices for high power circuits.
Unit II (8+1 Hrs)
CONTROLLED RECTIFIER
A. Concept of line commutation.
Single-phase half wave and full wave controlled rectifier: Circuit diagram, operation,
waveforms for resistive and level (highly inductive) loads.
Single phase semi and full bridge controlled rectifier: Circuit diagram, operation,
waveforms for R, L and RLE loads. Average and RMS expressions for o/p voltage.
Fourier analysis of supply current. Performance metrics : Fundamental power factor,
Current distortion factor, Active, reactive & apparent power.
B.Numericals based on converters.
EC30106: POWER ELECTRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 48 of 79
Unit IV (8+1 Hrs)
SWITCHED & RESONANT DC/ DC CONVERTERS
A. Step Up / Down chopper: Circuit diagram, operation and waveforms for R and L load.
Load voltage calculations.
Two-quadrant, Four-quadrant chopper.Circuit diagram, operation and waveforms for R
and L load. Chopper DC motor drives. AC to AC Controllers.
SMPS : Circuit diagram,operation and waveforms, of Fly back converter and forward
converter.
Need for resonant converters. ZVS, ZCS Switches.
B.Comparison of linear, switched and resonant power supplies.
Unit V (6+1 Hrs)
APPLICATIONS OF POWER ELECTRONICS
A. Study of power circuits for Electronic ballast , HF induction heating, RF heating,
Welding.
ON-line and OFF line UPS, battery selection and design considerations.
HVDC transmission, twelve pulse converter, and advantages over HVAC transmission.
Stator voltage control for IM motors.
B. Industrial applications of motor drives, Study of Cycloconverter.
Text Books
1. M. H. Rashid, “POWER ELECTRONICS circuits devices and applications”, PHI, 3rd
edition, 2004.
2. M D Singh, K B Khanchandani, “POWER ELECTRONICS”,2nd Ed. TMH.
Reference Books
1. N. Mohan, T. M. Undeland& W. P. Robbins, “POWER ELECTRONICS,
Converters Applications and Design” John Willey and sons, 3rd edition,
Singapore
2. P. C. Sen,”MODERN POWER ELECTRONICS”, S Chand & Co., New Delhi
Unit III (8+1 Hrs)
INVERTERS DC / AC
A. Half bridge and push pull type inverters :Circuit diagram, operation & waveforms.
Full bridge inverters: Circuit diagram, operation & waveforms for R & RL loads.
Switching techniques for obtaining square, quasi-square o/p waveforms.
Fourier analysis of square and quasi-square voltage waveform & harmonics.
Harmonic reduction techniques. Advantage of sine weighted PWM over single pulse
PWM techniques.
Inverter configuration for IM drive
B.Numericals based on Inverter performance.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 49 of 79
Course Outcomes:
After completion of this course, student will be able to –
1. Describe the operation, characteristics and applications of power devices like SCR,
power diode, power BJT, power MOSFET and IGBT.
2. Analyze AC-DC (Rectifier) circuits in terms of performance parameters.
3. Analyze DC-AC (Inverter) circuits in terms of performance parameters.
4. Analyze DC-DC (Chopper) and AC-AC (Controller) circuits in terms of performance
parameters.
5. Describe the role of Power Electronics in utility-related applications.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 50 of 79
FF No. : 654 A
Laboratory Course Syllabus
Credits: 1 Teaching Scheme: - Practical 2 Hrs/Week
List of Practicals
1. To study Triggering circuits for SCR.
2. To study Driver circuits for IGBT / MOSFET / Commutation circuits for SCR.
3. To study power conversion system with R/L load (AC-DC) (Half controlled)
4. To study power conversion system with R/L/E load (AC-DC) (Fully controlled)
5. To study power conversion system with load (DC-AC).
6. To study power electronic conversion system with load (DC-DC).
7. To study power electronic conversion system with load (DC-DC) (MOSFET or
IGBT based step-up converter)
8. To study power electronic conversion system with load (AC-AC)/ Study of
UPS/SMPS
9. To simulate power electronic conversion system (AC-DC/ DC-AC), with suitable
load.
10. Simulation of power electronic conversion system (DC-DC/AC-AC), with suitable
load.
Text Books
1. M. H. Rashid, “POWER ELECTRONICS circuits devices and applications”, PHI, 3rd
edition, 2004, New Delhi.
2. M D Singh, K B Khanchandani, “POWER ELECTRONICS”, 2nd Ed. TMH
Course Outcomes:
After completion of this course, student will be able to -
1. Apply suitable driver circuits for power devices.
2. Evaluate the performance of converters and correlate the results with theoretical
values.
EC 30309::POWER ELECTRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 51 of 79
FF No. : 654 A
Theory Course Syllabus
EC30107 :: DIGITAL INTREGRATED CIRCUITS
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I : Introduction to HDL (8 Hrs)
A. Digital Hardware: Standard Chips, PLDs , FPGAs and ASICs. VLSI design flow. Typical
CAD system.Role of hardware description languages, motivation.
Basic constructs in VHDL : Design units, Data types, data objects, data operators.
Dataflow modeling : Conditional and selected signal assignment statements. Concurrency
in VHDL. Delay models: Inertial Delay, transport delay, Delta delay, waveform and timing.
B. Study of circuitdiagram andfunctionality of simple digital circuits like full adder,
multiplexer, ROM, de-multiplexer, decoder, priority encoder, comparator. VLSI CAD tools
in industry.
Unit II: Modeling in VHDL (8 Hrs)
A. Structural modeling, component declaration, instantiation, Code for digital circuits like 4
bit adder, 4 bit shift register in structural model.
Behavioral Modeling- Process construct, if, using predefined attributes- event, last_value,
wait statement. Test bench for combinational circuits.
B. Study of circuitdiagram and functionality of four bit adder , fast adder , shift register,
barrel shifter, multiplier. Structural model with Generate statement.
Unit III: Advanced Topics (8 Hrs)
A. Behavioral constructs: case, loop statements, using predefined functions, variable
declaration, user defined data type declaration, state machine modeling.
Using predefined packages, configurations and generics. Test bench for sequential circuits.
Sub-programs : Functions, Procedures, overloading.
Synthesis :How to avoid simulation synthesis mismatch, Synthesizable and non-synthesizable
statements, Coding for hardware optimization.
B. Study of circuitdiagram and functionality of various building blocks of microprocessor
like RAM, stack , instruction decoder etc . Simulation - synthesis difference.
Unit IV: Static CMOS (8 Hrs)
A. CMOS inverter : Analysis of VTC, Noise margin, Power and energy consumption, Power
delay product.
Combinational logic design: Weak and strong logic output,
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 52 of 79
Complementary CMOS logic style : Design of PUN and PDN, logic efforts for logic gates,
design techniques for large fan in. Ratioed logic style: design of RL , performance with
adaptive load. Other logic styles like DCVSL, Pass transistor logic, Transmission gate.
B. Design and analysis of basic logic gates using logic families studied in unit IV.
Unit V: Dynamic CMOS (8 Hrs)
A. Dynamic logic : basic principles, Signal integrity issues, cascading. Domino logic : Non
inverting property, logic optimization.
Sequential circuit Design: Latches and registers based on Multiplexer , NMOS pass transistor
, C2MOS , TSPC styles. issues of clock overlapping , race condition.
Optimization of sequential circuits : Pipelining concept , Latch based pipelining.
B. Design and analysis of basic logic gates using dynamic and domino logic style.
Text Books
1. “Digital Integrated Circuits: A Design Perspective”, J. Rabaey, Prentice Hall India, 1997.
2. “ VHDL Primer”, J Bhaskar , Addison Wesley Longman, 2000.
Reference Books
1. “Principles of CMOS VLSI Design”, N. Weste and K. Eshranghian, Addison
Wesley.
2.”CMOS Digital Integrated Circuits”, Kang S. M.,TMH, 3rd edition, 2003.
3. “VHDL”, D. Perry, 2nd Ed., McGraw Hill International, 1995.
4. “Introductory VHDL from simulation to synthesis”SudhakarYalamanchili, ,
Pearson education.
Course Outcomes:
The student will be able to-
1. Describe the stepwise VLSI Design flow and basic VHDL construct.
2. Write VHDL code for digital Circuits along with test-bench.
3. Select VHDL statement for coding and synthesis optimization.
4. Analyze combinational and sequential circuit for pipelining.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 53 of 79
FF No. : 654 B
Laboratory Course Syllabus
EC30310: DIGITAL INTREGRATED CIRCUITS Credits: 01 Teaching Scheme: - Lab 2 Hrs/Week
List of Practicals
1. To simulate and synthesize1 bit full adder/decoder
2. To simulate and synthesizeROM/ Multiplexer
3. To simulate and synthesize D Flip flop
4. To simulate and synthesize BCD Counter
5. To simulate and synthesize Shift register using structural model
6. To simulate and synthesize a state machine based sequence detector.
7. To simulate and synthesizeRAM
8. To analyze the characteristics of CMOS logic gate using simulator tool
9. Miniproject
(Experiment no 1 to 7 and 9 to be performed using VHDL)
Text Books
1. “A VHDL Primer”, J Bhaskar, Pearson,2000.
Course Outcomes:
The student will be able to-
1. Make use of modern electronic circuit simulation tools.
2. Simulate the VHDL code for combinational and sequential circuits.
3. Synthesize the VHDL code for combinational and sequential circuits.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 54 of 79
FF No.:654 A
Theory Course Syllabus
Credits:2 Teaching Scheme: - Theory 2Hrs/Week
UNIT 1 : Introduction to Energy Sources (8 HRS)
A). Introduction, Primary and Secondary Energy, Commercial and Non Commercial Energy,
Non Renewable and Renewable Energy, Sector wise energy consumption in India,
Fundamental of Solar Energy, Solar Thermal, Solar Electrical, Various sources of energy like
Wind , Biomass, Hydro, Fuel cell, Energy from wastes, Wave Energy, Tidal and Geothermal
energy.
B). Energy efficiency conversion.
UNIT 2: Solar Energy(8 HRS)
A). What is solar Energy, Solar Belt, Solar Radiation and its data, Solar radiation over India,
Solar Thermal Energy, Solar Concentrating systems, Solar thermal power generation.
B). On Grid Solar System
UNIT 3 : Solar PV Panel (8 HRS)
A). Developments in Solar energy for generations of electricity, Construction and
challenges, Materials and Technology for solar cells, Characteristics, Future development.
B). Energy storage method.
UNIT 4 :Design of Solar Module. (8 HRS)
A). Output of chosen solar module, Number of Module required, Typical solar home
Systems. System wiring, Planning an installation of the system. (System wiring, cable sizing,
line losses, Permissible voltage drop in conductor, Calculating voltage drop, Calculating
voltage drop in typical systems), Choosing correct cable size, Circuit protection, Sizing main
battery fuses, Sub-circuit protection). Planning an installation (Design and installation plan
which includes load assessment, system design, Explaining long term maintenance costs,
siting the batteries, siting the solar module, siting the controller, locating lights and switches,
preparing the wiring diagram, calculating the voltage drop, preparing necessary approvals.).
Installation of solar module. (roof/pole), Installation of Batteries, Installation of controller,
etc.
B). Self study of typical installation in area.
UNIT 5 : Solar Electric Power and Government role (8 HRS)
A). Details of solar panel, inverter and metering of solar based electricity, Open Access a
mode of power supply availability and market challenges, Feasibility of solar system from
EC 31103 : SOLAR SYSTEM AND SOLAR ELECTRICITY
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 55 of 79
solar radiation point of view and other factors, Global opportunity in the field of Solar,
Government support/ schemes for motivating the promotion of pollution free green energy.
Misc.
B). Study of Government Promotion Policies at State/National level
Text Books
1. Applied Industrial Energy and Environmental Management.,Zoran K. Morvay, Wiley.
2. The Solar Entrepreneur’s Hand Book, Geoff Stapleton, LalithGunaratne, Peter J M
Konings, BibekBandyopadhay ,World Institute of Sustainable Energy (WISE)
Course Outcomes:
The student will be able to-
1. Explain Renewable energy sources.
2. Design a solar module based on applications.
3. Identify market challenges and government schemes for Solar power development.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 56 of 79
FF No. : 654 D
Project Course Syllabus
EC37403: Miniproject
Credits:2 Teaching Scheme: 4Hours / Week
Guidelines:
Mini Project will be based on all subjects of that Semester except GP.
5. It is applicable to Semester I irrespective of module (5 or 6).
6. The Semester Mini Project will be for a group of 3 to 5 students. Head of Department
to appoint Mini Project Guides. 2 credits will be awarded to the candidate after the
viva voce and project demonstration at the End of Semester.
7. Group formation, discussion with faculty advisor/guide, formation of the Semester
Mini Project statement, resource requirement, if any should be carried out in the
earlier part of the Semester. The students are expected to utilize the laboratory
resources before or after their contact hours as per the prescribed module.
8. The Assessment Scheme will be:
(a) Continuous Assessment 50 marks(based on regular interaction, circuit
development)
(b) End Semester 50 marks (based on implementation, testing, results, poster
presentation, and demonstration)
Course Outcomes:
The student will be able to –
1. Planning and implementation of hardware/ software project
2. Prepare the budget for hardware requirement
3. Demonstrate the project.
4. Work as a team member.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 57 of 79
FF No. 654 D
Project Course Syllabus
EC37302: Major Project I
Credits:2 Teaching Scheme: 2 Hours / Week
Guidelines:
8. The project work should be carried out by a group of three to four students.
9. The project topic should be finalized with the consent of Project Guide in stage- I
after carrying out literature survey/ study in the related area. Its implementation can
be carried out in stage II and stage III.
10. Interdisciplinary project topic, if any, can be selected with the consent of the guide
and coordinating committees of respective disciplines.
11. For the sponsored project, students should submit the approval by the respective
industry.
12. A logbook should be maintained by the group throughout all the three Project stages
containing the details of work done, problems faced, solutions evolved etc. and should
be duly signed by the Internal and/or External guide on regular intervals.
13. Both the Project progress review reports for this stage should be submitted in the
prescribed format only after approval from the guide.
14. Abstract of the project should be submitted in the prescribed format at the time of
Stage-1 evaluation.
Course Outcomes:
The student will be able to
5) Identify the area for project work through literature survey.
6) Plan the project activity with the constraints required to implement it.
7) Develop communication and presentation skill.
8) Work as team member for core/multidisciplinary projects.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 58 of 79
FF No. : 654 E
Seminar Course Syllabus
EC 37301: Technical Seminar
Credits: 2 Teaching Scheme: - Lab 4 Hrs/Week
Guidelines:
• It is applicable to semester II irrespective of module (5 or 6).
• A seminar based on relevant disciplinary or inter disciplinary topic is to be presented
by every candidate during the semester. It consists of Literature Survey, study of
system and analysis.
• The selection of the topic should be based on references from magazines, transactions,
reference books and other technical literature.
• The approval of the Department Head/ Coordinator prior to commencement of work
and presentation is essential.(ISO registration form FF105 is to be filled.)
• The seminar progress is reviewed during the semester. In the reviews the applicability
and the relevance of the topic etc. is discussed.
• The student is expected to produce a report based on the work carried out. The
presentation, report, work done during the term supported by the documentation,
forms the basis of assessment.
• Guidelines for evaluation of seminar:-
9. Timely submission of abstract – 10%
10. Literature review – 10%
11. Regular reporting during semester - 10%
12. Attendance during seminar presentation – self and peer – 10%
13. Relevance of seminar topic – 10%
14. Technical contents – 10%
15. Presentation – 25%
16. Questions and answer session – 15%
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 59 of 79
Course outcomes:
Upon completion of this course students will be able to
5. Identify the area for seminar through literature survey.
6. Enhance presentation skill and technical writing
7. Develop good communication skill.
8. Develop research attributes(essential for major project activity)
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 60 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
ExperimentList:
1. To implement algorithm to find the Eigen number and Eigen vector.
2. To implement data fitting algorithm.
3. Implement Polynomial interpolation methods.
4. To implement gradient and conjugate gradient type algorithm.
5. To implement Newton’s Method Type Algorithm.
6. To implement Golden section Rule.
7. To implement the iterative method.
8. To implement Fourier series( Orthogonality ).
Course Outcomes:
The student will be able to-
1. Implement searching algorithms.
2. Apply least square solution.
EC33301:OPTIMIZATION TECHNIQUES
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 61 of 79
FF No. : 654 B
Laboratory Course Syllabus
EC33302: MATLAB SIMULINK AND SIMULATION TOOLS
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of practicals
1. Overview of MATLAB, Arrays and matrices, Linear algebra, Polynomials,
Interpolation
2. Data analysis and modeling, FFT, Ordinary differential equations, Curve fitting
3. Graphics – I: Basic plots and graphs, Specialized plots, Bit-mapped images, Printing
4. Graphics – II : Graphics handling, 3-D Visualization, GUI development
5. Programming – I: Data types, Data type conversions, Bitwise / Logical / Set / Date –
Time operations
6. Programming – II: Function and scripts, Evaluation, Control flow, Error handling,
Mex programming, Object oriented programming
7. Simulink – I: Commonly used blocks, Sources, Sinks, Lookup tables, Math
operations
8. Simulink – II: Model development, Model verification, Model-wide utilities, Ports
and subsystems
Course Outcomes:
The student will be able to
1. Write simple program modules for arrays, matrices, data analysis, modeling, curve
fitting.
2. Create plots and develop Graphical User Interface (GUI) for various applications.
3. Use flow controls, functions, data types and error handling.
4. Develop models using Simulink to solve engineering problems.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 62 of 79
FF No. : 654 B
Laboratory Course Syllabus
EC33303:CONFIGURABLE AND RECONFIGURABLE COMPUTING
Credits: 01 Teaching Scheme: - Laboratory 2
Hrs/WeekTeaching Scheme: - Laboratory 2
Hrs/Week Hrs/Week
List of Practicals:
1. Introduction to verilog, Introduction to EDA tool
2. Coding for Structural modeling at gate level synthesis and simulation
3. Coding for switch level modeling
4. Coding to exhibit operation of concatenation / logical / relational/ equality/ shift operator
in dataflow model
5. Coding in dataflow model using conditional operator
6. Coding illustrating use of always block, forever loop
7. Coding using case statement
8. Blocking non blocking statements for coding of shift register
9. State diagram based coding
10. Assertion based verification.
Course Outcomes:
The student will be able to-
1.Make use of modern electronic circuit simulation tools.
2.Simulate the Verilog code for combinational and sequential circuits.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 63 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Experiments
Text Books
1. Any basic book on Linux or Unix
2. Neil Matthew, Richard Stones, Beginning Linux Programming, Wilye
Course Outcomes:
Student will be able to
1. Explain structure of Linux OS
2. Make use of Linux shell commands
3. Develop C programs on Linux platform
EC33304 : LINUX OPERATING SYSTEM
1 Installation of Linux
2 Consol and Vi Editor
3 File Related commands
4 Miscellaneous commands 1
5 Miscellaneous commands 2
6 Shell script 1
7 Shell script 2
8 C programming 1
9 C programming 2
10 Installation of software on Linux
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 64 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practicals
1. Signed and Unsigned Arithmetic Operations.
2. I/OPORT Programming
3. Delay using Timers
4. LED interfacing
5. LCD interfacing
6. Keyboard Interfacing
7. Serial Communication
8. ADC and PWM Programming.
9. Miniproject
Course Outcomes:
The student will be able to-
1. Describe PIC Microcontroller Family.
2. Write assembly/Embedded C language code for PIC 16F877A.
3. Interface different peripherals to PIC 16F877A.
4. Analyze different communication protocols.
5. Design an Embedded System based on PIC 16F877A.
EC 33306 :PIC MICROCONTROLLER
Text Books
7. Ajay V. Deshmukh ‘Microcontrollers’(TMH)
References
7. Datasheets of PIC MICROCONTROLLER
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 65 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practicals
1. Review of MATLAB basics
2. Frequency domain analysis of signals.
3. Fundamental Image processing Techniques: negation, Binarization etc.
4. Histogram stretching and equalization
5. Image segmentation-Object Separation
6. Advanced Image processing Techniques: Smoothening, Sharpening etc.
7. Image Transforms- DCT, Hough Transform, Wavelet transform etc.
8. Introduction to Graphical user Interface(GUI)
9. Mini-project
Text Books
1. “Digital Image Processing using MATLAB”, Gonzalez and Woods
2. “MATLAB programming for Engineers”, Stephen J. Chapman, second Edition
Reference Books
1. “Digital Image Processing”, Gonzalez and Woods
2. “Getting started with MATLAB 7”, RudraPratap
Course Outcomes:
The student will be able to-
1. Explain basic signal and Image processing algorithms like preprocessing,
enhancement, segmentation.
2. Develop user defined functions and GUI in MATLAB.
3. Develop applications like data compression, Image coding, Biometrics etc.
EC 33307 : DIGITAL SIGNAL AND IMAGE PROCESSING USING
MATLAB
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 66 of 79
FF No. : 654 B
Laboratory Course Syllabus
EC33308 :LATEX
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practical
1 Introduction to LaTex
2 Mathematics In LaTex
3 Formatting Environment in LaTex
4 Graphics Environment in Latex
5 Assignment (1) Conversion of Given PDF file into LaTex format (General)
6 Assignment (2) Conversion of Given PDF file into LaTex (Springer Verlag) format
7 Assignment (3) Conversion of Given PDF file into LaTex (Elsevier Science) format
8 Assignment (3) Conversion of Given PDF file into LaTex (IEEE) format F
Course Outcomes:
The student will be able to-
1. Install and use the Latex software on computer.
2. Convert the given document in Latex format.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 67 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practicals
1. Identification of voiced, unvoiced and silence regions of speech.
2. Estimation of pitch period using autocorrelation
3. Estimation of pitch period using Spectral domain
4. Estimation of pitch period using Cepstral domain
5. Evaluation of formants for the voiced & unvoiced speech segment
6. Estimation of Power Spectral Density
7. Calculation of Linear Predictor coefficients
8. Short-time spectral analysis of speech
9. Two Assignments
Reference Books
1. Shaila D. Apte, “ Speech& Audio Processing” Wiley Publication.
2. Ben Gold & Nelson Morgan "Speech and Audio Signal
Processing",
3. E. Keller , “Fundamentals of Speech Synthesis and Speech
Recognition”, Wiley Publication
4. Andreas Spanias, Ted Painter, VenkatramanAtti, “Audio Signal
Processing and Coding”, Wiley Publication
Course Outcomes:
The student will be able to-
1. Explain speech production model and parameters of speech.
2.Calculate pitch by time domain, frequency domain and cepstral domain method.
3. Evaluation of formants using log spectrum.
4.Calculate linear prediction coefficients.
EC33309: SPEECH PROCESSING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 68 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practicals
2. Review of MATLAB basics
10. Verification of sampling theorem
11. Design of Filters- Notch, Low pass, High pass
12. Fundamental Image processing Techniques: Histogram, Negation,
Binarization
13. Z Transform, pole zero plot, Applications
14. Real time data acquisition in MATLAB
15. Application based Real time signal processing
16. Introduction to TMS320C6713 DSP processor kit
17. Basic signal processing algorithm implementation on TMS320C6713 kit
Mini-project
Text Books
3. “Digital Image Processing using MATLAB”, Gonzalez and Woods
4. “MATLAB programming for Engineers”, Stephen J. Chapman, second Edition
Reference Books
3. “Digital Image Processing”, Gonzalez and Woods
4. “Getting started with MATLAB 7”, RudraPratap
Course Outcomes:
The student will be able to
1. Explain basic signal and Image processing algorithms like sampling, preprocessing,
enhancement, Transform.
2. Implement basic signal processing algorithms on TMS320C6713 Texas instruments
DSP processor.
EC 33310 :REAL TIME SIGNAL PROCESSING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 69 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01
Teaching Scheme: - Practical 2Hrs/Week
Course Outcomes:
The student will be able to
1. Demonstrate the simulation steps in IRSIM software.
2. Simulate digital logic gates, combinational and sequential circuits.
3. Analyze digital circuits.
EC33312 : SWITCH BASED SIMULATION
List of Practicals
1. Introduction to IRSIM
2. Simulation of basic logic gates
3. Simulation of logic functions using AOI and OAI form
4. Simulation of combinational circuit like Half adder, Full adder, Multiplexer, De
multiplexer etc
5. Simulation of sequential circuit like Latches, Flip flop, Register, Counter etc
6. Design and simulation of a small digital circuit
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 70 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practicals
1. Network Simulator basics
2. Implementation of Simple wireless networks with star topology
3. Implementation of Simple wireless networks with Cluster Tree topology
4. Performance analysis of Randomly deployed Wireless networks
5. Performance analysis of high density Wireless networks
6. Implementation of Wireless network application1
7. Implementation of Wireless network application2
8. Configuration of MAC Layer
9. WiFI interference measurement
10. Mini Project
Text Books
1. IEEE Standard: Part 15.4 Wireless Medium Access Control and Physical Layer
Specifications for Low-Rate Wireless Personal Area Networks, IEEE Computer Society. 2. Network Simulator Manual
Reference Books
1. Behrouz A Forouzan, DataCommincation and Networks and Networking, Fourth edition,
McGra-hill.
Course Outcomes:
The student will be able to-
1. Simulate wireless networks.
2. Analyse performance of the wireless networks.
3. Implement wireless network application.
4. Analyse Wi Fi interference.
5. Design wireless network application.
EC 33313 : WIRELESS NETWORK
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 71 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01
Teaching Scheme: - Practical 2Hrs/Week
List of Practicals
1. Introduction of PCB Design
2. Documentation
3. Operation PCB design software
4. Design of single sided board Part 1
5. Design of single sided board Part 2
6. Design of double sided board Part 1
7. Design of double sided board Part 2
8. Checklist for good and quality PCB design
9. PCB Fabrication Part 1
10. PCB Fabrication Part 2
11. Exam conduction
12. Exam conduction
Course Outcomes:
The student will be able to-
1. Operate the PCB design software.
2. Prepare single sided PCB for given circuit diagram.
3. Prepare double sided PCB for given circuit diagram.
EC33314 : PCB DESIGN
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 72 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01
Teaching Scheme: - Practical 2Hrs/Week
List of Practicals:
1. LAN Switching- Ethernet LAN Switching Concept
2. IP Routing- IP Addressing & Subnetting
3. Wide-Area Network- WAN Configuration
4. Medium-Sized Network - Implementing VLANs & Trunks, Spanning Trees
5. Routing - Routing Between Vlans, Routing protocols
6. OSPF - Concept & Implementation
7. EIGRP - Concept & Implementation
8. Access Control Lists- Types ACL,WLAN, IPV6,VPN
9. Case Study- Industrial Case Studies
Course Outcomes:
The student will be able to-
1. Apply the knowledge for LAN switching and IP routing
2. Implement WAN and medium sized network
3. Explain Routing protocols.
4. Design a network.
EC33315 : NETWORKING – INDUSTRIAL AUTOMATION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 73 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01
Teaching Scheme: - Practical 2Hrs/Week
List of Practicals:
1. Use of Blue Tooth for long distance of about 1000 meters
2. Use of Blue Tooth for conference call within the premises
3. Design of ZigBee mesh network
4. Data transfer from Bar Code Reader to 4 PCs at the same time by Zig Bee modules.
5. Concept of Zig Bee Co-Ordinator, Rourter, End Device
6. TEXT File transfer from one PC to hand held device using Wi-Fi devices
7. Monitor the productivity of a CNC machine, on a remote desktop
8. Recap
9. Exam conduction
Course Outcomes:
The student will be able to-
1. Explain Bluetooth, Zigbee and Wi-Fi technology.
2. Apply the technology on real life.
EC33316 : INDUSTRIAL WIRELESS COMMUNICATION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 74 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01
Teaching Scheme: - Practical 2Hrs/Week
List of Practicals:
1. To study different subsystems of Human body
2. To study Generation of Bio-signals and different sensors used to pick up Biosignals.
3. To study different aspects of Hospital management.
4. To study different sections/departments in hospital.
5. To study major equipments used in hospital.
6. To study the process of Installation of equipments in hospital.
7. To study maintenance and servicing of medical instruments/Equipments.
8. To discuss case studies related to latest medical equipments.
9. Visit to hospital.
Course Outcomes:
The student will be able to-
1. Explain basics of human physiology and different types of Biosignals.
2. Explain Hospital management functioning.
3. Identify different sections in hospitals with major equipments used in hospital.
EC33317 : INTRODUCTION TO MEDICAL EQUIPMENTS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 75 of 79
FF No.: 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practicals
1. Basics of Automation; Sensors and Actuators; Automation using conventional
electrical components like relays; PLC Evolution ; PLC Advantages and
Disadvantages
2. Understanding PLC hardware architecture/System components; Field Devices –
Wiring to Field Devices
3. Introduction to PLC Programming Software;Understanding Communications: Study
and configure different communication protocols.
4. Data Addressing ; PLC Operation – Scanning process
5. Programming with PLC using relay type of instructions.
6. Programming with timer and counter.
7. Diagnostics and trouble shooting
8. Programming for real time applications and interfacing of sensors and actucators.
9. Mini project
10. Mini Project
Course Outcomes:
Students will be able to
1. Explain the architecture of PLC.
2. Develop Programs using ladder logic with AB PLC.
3. Interface I/O devices to PLC to implement real time applications.
EC 33318 :PLC Programming
Text Books :
5. “Programmable Logic Controller”, Frank Petruzella.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 76 of 79
FF No.: 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practical:
1. State Machine Design using FPGA
2. FIR filter implementation
3. Booth multiplier
4. Viterbi decoder
5. SRAM memory controller
6. FPGA design using soft IP
7. Simple project like filter design
Course Outcomes:
The student will be able to-
1. Apply knowledge of digital electronics for designing efficient and optimized digital
circuits.
2. Explain configurable logic using FPGA as the basis.
3. Design a system on FPGA, simulate it and implement in hardware.
EC 33319: FPGA Based System Design
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 77 of 79
FF No. : 654B
Credits: 01 Teaching Scheme: - Laboratory2Hrs/Week
List of Practicals
1. MOS transistor theory and logic gates revision, Construction of logic gate
schematics and netlisting concept
2. Introduction to spice models and simulation
3. Simulation of basic gates constructed in Lab 1
4. Construction and simulation of simple logic paths
5. Introduction to Flops
6. Flop schematic construction
7. Setup and Hold characterization criteria
8. Setup and Hold characterization simulation
9. Maxtime path equation and schematic construction
10. Maxtime Critical Path simulation – timing slack and violation
11. Mintime path equation and schematic construction
12. Mintime Critical Path simulation – timing slack and violation
Text Books 1. CMOS VLSI Design - Neil Weste, David Harris
Course Outcomes:
The student will be able to-
1. Elucidate concepts of transistor modeling, netlisting and simulation of circuits using
Cppsim and Ngspice or similar tools.
2. Analyze timing of critical and mintime paths from simulation waveforms and
measurement data using Cppsim and ngspice or similar tools.
3. Apply knowledge of setup, hold and timing for designing circuits in the field of
SRAM, Register files, Data paths using Cppsim and ngspice or similar tools.
EC33322: Digital Circuit Design
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 78 of 79
FF No. : 654 F
Comprehensive Viva voce
Credits: 02 Teaching Scheme: - ---
An oral examination based on
1. Microcontroller & Applications
2. Digital Signal Processing
Course outcomes:
Students will be able to
1. Apply knowledge to solve engineering problems within time constraint.
2. Communicate effectively to present solution to the engineering problems.
EC 30401 :: Comprehensive Viva voce
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of T.Y. B.Tech. Electronics.Engineering. Pattern A 14, A.Y. 2016-17 Page 79 of 79
FF No. : 654 F
Comprehensive Viva voce
Credits: 02 Teaching Scheme: - ---
An oral examination based on
1. Power Electronics
2. Digital Integrated Circuits
Course outcomes:
Students will be able to
1. Apply knowledge to solve engineering problems within time constraint.
2. Communicate effectively to present solution to the engineering problems.
EC 30402 :: Comprehensive Viva voce
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17
BansilalRamnathAgarwal Charitable Trust’s
Vishwakarma Institute of Technology (An Autonomous Institute affiliated to University of Pune)
Structure & Syllabus of
Final Year B.Tech. (Electronics &
Telecommunication Engineering)
Pattern ‘F-11 revised’
Academic Year 2014-15
Prepared by: - Board of Studies in Electronics Engineering
Approved by: - Academic Board, Vishwakarma Institute of Technology, Pune
Signed by
Chairman – BOS Chairman – Academic Board
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17
S.No CONTENTS Page No
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17
1 Structure
2 Module 7 Syllabi
2.1 Electronics Circuit Design EC40101 21
2.2 Electronics Circuit Design (Tut) 23
2.3 Coding and Data Compression EC40103 24
2.4 Coding and Data Compression (Lab) EC40301 26
3 Module 8 Syllabi
3.1 Computer Networks EC40104 27
3.2 Computer Networks (Tut) 29
3.3 Embedded Systems EC41101 30
3.4 Embedded Systems (Lab) EC41101 32
4 Electives with tutorial
4.1 Artificial Intelligence EC42102 33
4.2 Artificial Intelligence (Tut) 35
4.3 Pattern Recognition EC42103 36
4.4 Pattern Recognition(Tut) 38
4.5 High Power Semiconductor Devices EC42127 39
4.6 High Power Semiconductor Devices(Tut) 41
4.7 Microwave Engineering EC42107 42
4.8 Microwave Engineering(Tut) 44
4.9 Artificial Neural Networks and Fuzzy Logic EC42110 45
4.10 Artificial Neural Networks and Fuzzy
Logic(Tut)
47
4.11 Wireless Sensor Networks EC42111 48
4.12 Wireless Sensor Networks(Tut) 50
4.13 Computer Vision EC42131 51
4.14 Computer Vision(Tut) 53
4.15 Speech and Video Processing EC42132 54
4.16 Speech and Video Processing(Tut) 56
5 Electives with Lab
5.1 Fiber Optic communication EC42104 57
5.2 Fiber Optic communication(Lab) EC42301 59
5.3 VLSI Design EC42105 60
5.4 VLSI Design(Lab) EC42302 62
5.5 Digital Image Processing EC42106 63
5.6 Digital Image Processing(Lab) EC42303 65
5.7 Audio-Video Engineering EC42112 66
5.8 Audio-Video Engineering(Lab) EC42304 68
5.9 Advanced Power Electronics EC42113 69
5.10 Advanced Power Electronics(Lab) EC42305 71
5.11 Bio-medical Electronics EC42114 72
5.12 Bio-medical Electronics(Lab) EC42306 74
5.13 Mechatronics EC42130 75
5.14 Mechatronics (Lab) EC42315 77
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F-11 revised, A.Y. 2016-17
6 Major Project
6.1 Major Project II EC47301 78
6.2 Major Project III EC47302 79
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 1 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
F.Y. B.TechStructure with effect from Academic Year 2014-15 Module 1
Code Sub-ject
Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10109 S1 Linear Algebra and Random Variables
3 - 1 10 20 5 5 - 60 4
HS10103 S2 Modern Physics 3 - 1 10 20 5 5 - 60 4
CH10101 S3 Chemistry 3 - - 15 20 5 - - 60 3
ME10101 S4 Engineering Graphics 3 - - 15 20 5 - - 60 3
HS16101 HS16103 HS16105 HS16107
S5 (OE)
Sociology Psychology Philosophy EVS
2 - - 15 20 5 - - 60 2
HS10301 Lab 1
Engineering Graphics Lab - 2 - - - - 70 30 1
CH10301 Lab 2
Science Lab - 2 - - - - 70 30 1
HS153xx
Lab 3
General Proficiency* - 2 - - - - 70 30 1
HS15301 HS15302 HS15303
Lab 4
English I * French I German I
- 2 - - - - 70 30 1
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 2 of 79
HS15304 HS15305
Spanish I Japanese I
HS14301
Lab 5
Engineering Workshop* - 2 - - - - 70 30 1
HS17401
Mini Proj.
Mini Project - 4 - - - - 70 30 2
TOTAL 14 14 2 23
F.Y. B.TechStructure with effect from Academic Year 2014-15 Module 2
Code Sub- ject
Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10102
S1 Differential and Integral Calculus
3 - 1 10 20 5 5 - 60 4
HS10104 S2 Engineering Mechanics
3 - 1 10 20 5 5 - 60 4
HS10108
S3 Electrical Engineering Fundamentals
3 - - 15 20 5 - - 60 3
CS10102 S4 Computer Programming
3 - - 15 20 5 - - 60 3
HS16102 HS16104 HS16106 HS16108
S5 (OE)
Economics Management Technology Cost & Acc. Business Law
2 - - 15 20 5 - - 60 2
CS10302
Lab 1 Computer Programming - 2 - - - - 70 30 1
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 3 of 79
HS10306 Lab 2 Engineering Lab - 2 - - - - 70 30 1
HS153xx Lab 3 General Proficiency* - 2 - - - - 70 30 1
HS15306 HS15307 HS15308 HS15309 HS15310
Lab 4 French II* German II Spanish II Japanese II English II
- 2 - - - - 70 30 1
HS14302 Lab 5 Trade Workshop* - 2 - - - - 70 30 1
HS17402
Mini Proj.
Mini Project - 4 - - - - 70 30 2
TOTAL 14 14 2 23
F.Y. B.Tech Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS10107
Lab Communication Skill* - 2 - - - - 70 30 1
TOTAL - 2 - 1
F.Y. B.Tech. Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS17301 Lab General Seminar-I* - 2 - - - - 70 30 1
TOTAL - 2 - 1
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 4 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 3
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC20101 Semiconductor Devices & circuits
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC20102 Analog Communication
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC20103 Linear Algebra & Statistics
Theory – Core
3 - - 15 20 5 - - 60 3
EC20104 Signals and Systems
Theory – Core
3 - - 15 20 5 - - 60 3
EC21102 Electrical Machines
Theory – MD
2 - - 15 20 5 - - 60 2
EC20301 Semiconductor Devices & circuits
Lab – Core
- 2 - - - - 70 30 1
EC21301 Electrical Machines
Lab – MD
- 2 - - - - 70 30 1
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 5 of 79
EC20302 Analog Communication
Lab – Core
- 2 - - - - 70 30 1
Lab – SD
- 2 - - - - 70 30 1
EC27401 Mini Proj. Project - 4 - - - - 70 30 2
EC20401 Comprehensive Viva Voce*
Oral - - - - - - - - 100 2
TOTAL 14 12 2 24
* Based on Signals and Systems and Analog Communication
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 6 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 4
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC21101
Control Systems
Theory - MD
3 - 1 10 20 5 5 - 60 4
EC20105 Digital Electronics
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC20106
Data Structure & Algorithms
Theory – Core
3 - - 15 20 5 - - 60 3
EC20107 Networks and Lines
Theory – Core
3 - - 15 20 5 - - 60 3
EC21103 Electronic Instrumentation & Measurement
Theory – MD
2 - - 15 20 5 - - 60 2
EC20303 Digital Electronics
Lab – Core
- 2 - - - - 70 30 1
EC20304 Data Structure & Algorithms
Lab – Core
- 2 - - - - 70 30 1
EC21302 Electronic Instrumentation & Measurement
Lab – MD
- 2 - - - - 70 30 1
Lab – - 2 - - - - 70 30 1
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 7 of 79
SD
EC27402 Mini Proj. Project - 4 - - - - 70 30 2
EC20402 Comprehensive Viva Voce**
Oral - - - - - - - - 100 2
TOTAL 14 12 2 24
**Based on Digital Electronics and Data Structure & Algorithms
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 8 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15
Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS20108 Lab Technical Writing
- 2 - - - - 70 30 1
TOTAL - 2 - 1
S.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
HS20307 Lab General Seminar-II
- 2 - - - - 70 30 1
TOTAL - 2 - 1
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 9 of 79
List of Skill Development courses (Lab)
Course Name Course code
Applied Electromechanics for Robotics EC24301
Matlab fundamentals and programming techniques EC24303
Electronic Hardware Workshop EC24304
C++ Programming EC24306
Pspice based circuit simulation EC24308
Event driven circuit simulation EC24310
Fundamentals of Engineering Mathematics * EC24312
Introduction to Linux EC24313
* ONLY FOR SECOND YEAR DIRECT ADMITTED STUDENTS
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 10 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15
Module 5
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC30101 Microcontroller & Applications
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC30102 Digital Communication
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC30103 Digital Signal Processing
Theory – Core
3 - - 15 20 5 - - 60 3
EC30109 Digital Circuits
Theory – Core
3 - - 15 20 5 - - 60 3
EC31102 Computer Architecture &
Operating System
Theory – MD
2 - - 15 20 5 - - 60 2
EC30306 Microcontroller & Applications
Lab
Lab – Core
- 2 - - - - 70 30 1
EC30307 Digital Signal Processing Lab
Lab – Core
- 2 - - - - 70 30 1
EC30308 Digital Communication
Lab
Lab – Core
- 2 - - - - 70 30 1
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 11 of 79
Lab 4 Lab – PD
- 2 - - - - 70 30 1
EC30401 Comprehensive Viva Voce
Oral - - - - - - - - 100 2
TOTAL 14 8 2 22
***Based on Microcontroller & Applications and Digital Signal Processing
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 12 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 6
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC30104 Electromagnetic Engineering
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC30105 Analog Circuits
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC30106 Power Electronics
Theory – Core
3 - - 15 20 5 - - 60 3
EC30107 Digital Integrated Circuits
Theory – Core
3 - - 15 20 5 - - 60 3
EC31103 Solar System and Solar Electricity
Theory – MD
2 - - 15 20 5 - - 60 2
EC30303 Analog Circuits
Lab – Core
- 2 - - - - 70 30 1
EC30309 Power Electronics Lab
Lab – Core
- 2 - - - - 70 30 1
EC30310 Digital Integrated Circuits Lab
Lab – Core
- 2 - - - - 70 30 1
Lab 4 Lab – PD
- 2 - - - - 70 30 1
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 13 of 79
EC30402 Comprehensive Viva Voce****
Oral - - - - - - - - 100 2
TOTAL 14 8 2 22
**** Based on Power Electronicsand Digital Integrated Circuits
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 14 of 79
Bansilal RamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC37301 Seminar Seminar - 4 - - - - - 70 30 2
EC37403 Mini Project
Project - 4 - - - - - 70 30 2
TOTAL - 8 - 4
T.Y. B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC37302 Major Project - I
Project - 4 - - - - - 70 30 2
TOTAL - 4 - 2
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 15 of 79
List of Professional Development courses (Lab)
Course Name Course code
Optimization Techniques EC33301
MATLAB Simulink and simulation tools EC33302
Configurable and reconfigurable computing EC33303
Linux Operating System EC33304
PIC Microcontroller EC33306
Digital Signal and Image Processing using Matlab EC33307
LATEX EC33308
Speech Processing EC33309
Real Time Signal Processing EC33310
Switch based Simulation EC33312
Wireless networks EC33313
PCB Design EC33314
Networking – Industrial Automation EC33315
Industrial Wireless Communication EC33316
Introduction to Medical Equipments EC33317
PLC Programming EC33318
FPGA Based System Design EC33319
Digital Circuit Design EC33322
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 16 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 7
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC40101 Electronic Circuit Design
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC421XX Elective $
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC40103 Coding & Data Compression
Theory – Core
3 - - 15 20 5 - - 60 3
EC421XX Elective$$ Theory – Core
3 - - 15 20 5 - - 60 3
EC40301 Coding & Data Compression
Lab – Core
- 2 - - - - 70 30 1
EC423XX
Elective$$ Lab – Core
- 2 - - - - 70 30 1
TOTAL 12 4 2 16
$ Elective with tutorial
$$ Elective with Lab
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 17 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Module 8
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC40104 Computer Networks
Theory - Core
3 - 1 10 20 5 5 - 60 4
EC421XX Elective$
Theory – Core
3 - 1 10 20 5 5 - 60 4
EC 41101 Embedded Systems
Theory – Core
3 - - 15 20 5 - - 60 3
EC421XX Elective$$ Theory – Core
3 - - 15 20 5 - - 60 3
EC41301 Embedded Systems
Lab – Core
- 2 - - - - 70 30 1
EC423XX Elective$$
Lab – Core
- 2 - - - - 70 30 1
TOTAL 12 4 2 16
$ Elective with tutorial
$$ Elective with Lab
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 18 of 79
$ List of Electives with Tutorial
Course Name Course code
Artificial Intelligence EC42102
Pattern Recognition EC42103
High power semiconductor devices EC42127
Microwave Engineering EC42107
Artificial Neural Networks and Fuzzy Logic EC42110
Wireless Sensor Networks EC42111
Computer Vision EC42131
Speech and Vision Processing EC42132
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 19 of 79
$$ List of Electives with Lab
Course Name Course code (Theory) Course code (Lab)
Fiber Optic Communication EC42104 EC42301
VLSI Design EC42105 EC42302
Digital Image Processing EC42106 EC42303
Audio-Video Engineering EC42112 EC42304
Advanced Power Electronics EC42113 EC42305
Bio-medical Electronics EC42114 EC42306
Mechatronics EC42130 EC42315
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 20 of 79
BansilalRamnathAgarwal Charitable Trust’s VISHWAKARMA INSTITUTE OF TECHNOLOGY – PUNE (An autonomous Institute affiliated to University of Pune)
666, Upper Indiranagar, Bibwewadi, Pune – 411 037.
FF No. 653 Issue 5, Rev. 0, Dt. 22/11/2014
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester I – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC47301 Major Project - II
Project - 8 - - - - - 70 30 4
TOTAL - 8 - 4
Final Year B.Tech Electronics Engineering Structure with effect from Academic Year 2014-15 Semester II – Irrespective of Module
Code Subject Type Teaching Scheme Assessment Scheme Credits
L P Tut. ISA ESA
Test 1 Test 2 HA Tut. CA ESE
EC47302 Major Project - III
Project - 12 - - - - - 70 30 6
TOTAL - 12 - 6
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 21 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I
Design of Power Supplies (8 Hrs)
A. Linear regulated power supply design, design of crowbar and foldback protection
circuits, line filter, fuse selection, Positive, negative and dual power supply, floating
power supply.
Switched mode power supplies, forward, flyback, buck & boost converters, design of
transformers and control circuits for SMPS.
B. Design of programmable power supply.
Unit II (8 Hrs)
Design of Audio Amplifier
A. Selection of microphone, Signal conditioning; grounding, shielding and guarding
techniques; design of multistage amplifier, power amplifier; impedance matching, biasing
and stability issues, interfacing with loudspeaker; Volume control, Bass boost design,
graphic equalizer.
B. Design of Class D audio amplifier
Unit III
Discrete Circuit Design
(8 Hrs)
A. Switched capacitors- design issues and applications like DC to DC converters, filters,
ADC etc. Phase Locked Loop, Voltage Controlled Oscillator, applications like FM
detector, FSK demodulator, frequency multiplier. PLL IC 565
B. AM Detector
Unit IV (8 Hrs)
Introduction to RF Design
A. RF behaviour of passive components, Chip components and circuit board
considerations, scattering parameters, Analysis of amplifier using scattering parameter.
RF filter – Basic resonator and filter configurations – Butterworth. Implementation of
microstripfilter design. Band pass filter and cascading of band pass filter elements,
stability issues. RF amplifier design- Broad band, high power amplifiers, RF oscillator
design- stability and phase noise, LNA design, Mixers and receiver design, Use of Smith
Chart.
EC 40101 : ELECTRONICS CIRCUIT DESIGN
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 22 of 79
B. ABCD parameters, Basic resonator and filter configurations – Chebyshev filters.
Receiver and transmitter design
Unit V (8 Hrs)
Reliability & Noise considerations in design of electronics circuits.
A. Introduction to reliability and quality, bath tub curve, MTBF, MTTR, failure rate,
causes of failure, maintainability, availability, techniques to enhance system reliability,
fault tree technique.
Noise: definition, noise reduction and interference eliminating methods, grounding,
shielding. Noise considerations in transistors and opamp.
B. EMI, EMC, ESD constraints in circuit design.
Text Books
1.“Reliability Engineering”, E.Balagurusamy, Tata McGraw Hill Publications
2.“Noise Reduction Techniques in Eletronics Circuits”, Henry Ott, John Wiley & Sons
3.“SMPS Design”, Abraham Pressman,
4.“Audio amplifier design handbook” Philips
5.“Radio Frequency Transistors-Principles & Practical Applications”, Norman Dye,
HelgeGranberg, Elsevier Science- Newnes
6.“Transistor Circuit Design”, Gerald Williams
7.“RF Circuit Design- Theory and Applications”, Reinhold Ludwig, PavelBretchko
Reference Books
1.“High Frequency Switching Power Supplies: Theory & Design”, George Chryssis,
2.“Solid State Radio Engineering”, Herbert Krauss, Charles Bostian, Frederick Raab,
John Wiley & Sons
3.Datasheets of regulated power supply IC, signal conditioning IC, graphic equalizer IC,
Tone control IC, RF transistor, PLL IC 565, etc
Course Outcomes:
The student will be able to-
1. Design power supplies.
2. Design an audio system on paper.
3. Explain switched capacitor circuits and Phase Locked loops.
4. Describe RF circuit behavior.
5. Describe reliability and noise reduction techniques in electronic circuit design.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 23 of 79
FF No. : 654 C
Tutorial Course Syllabus
ELECTRONICS CIRCUIT DESIGN
Credits: 01 Teaching Scheme: - Tutorial 1 Hrs/Week
List of Tutorial
1. To design a Linear regulated power supply.
2. To design a Linear regulated power supply.
3. To design a SMPS.
4. To design a SMPS.
5. To design a multi-stage amplifier.
6. To design an Audio amplifier.
7. To design an Audio amplifier.
8. To design a circuit using switched capacitor.
9. To design a circuit using PLL.
10. To study Smith Chart.
11. To design an RF amplifier.
12. To design an RF amplifier.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 24 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I
Information Theory & Source Coding (8 Hrs.)
A. Introduction, Information & Entropy, Probability & Markov models; Uniquely decodable
codes, Prefix codes, Source Coding Theorem, Shannon Fanon, Huffman codes
B. Discrete Memory less Channel & Mutual Information
Unit II
Huffman Coding (8Hrs.)
A. Optimality of Huffman Codes, Extended Huffman codes, Adaptive Huffman codes,
Golomb& Rice codes, Applications of Huffman coding
B. Linear Block Codes, Trellis Codes, Cyclic codes, Convolution Codes, Viterbiidecoding,
Channel capacity and coding allocations
Unit III
Lossless Coding (10 Hrs.)
A. Arithmetic Coding, adaptive arithmetic coding, Dictionary Techniques- Static & Adaptive
Dictionary, Lempel Ziv Approaches- LZ77, LZ78, LZW, File Formats- Graphic Interchange
Format(GIF), Portable Network Graphics (PNG)
B. Applications– Lossless image compression, text compression, Audio Compression
Unit IV
Scalar & Vector Quantization (7 Hrs.)
A. Uniform Quantizer, Adaptive Quantizer – Forward & Backward adaptive quantizer,
Jayantquantizer, non-uniform quantizer, vector quantization, Trellis coded quantization
B. Advantages of vector quantization over scalar quantization, Linde-Buzo-Gray (LBG)
algorithm, application of LBG algorithm to image compression
Unit V
Transform coding (7 Hrs.)
A. Necessity of transforms, Discrete Cosine, Sine, Walsh, Hadamard transform, KL
transform, Quantization and coding of transform coefficients, JPEG image compression.
B. Applications– Lossy image compression, Audio & Video Compression, Modified Discrete
Cosine Transform (MDCT)
EC 40103 :CODING AND DATA COMPRESSION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 25 of 79
Text Books
1.Simon Hyakins , ‘Communication systems’, Wiley Publications, 4th edition
2. Khalid Sayood , ‘Introduction to Data Compression’, Elsvier publication, 3rd edition,
3.Graham Wade, ‘Coding Techniques – Introduction to compression & Error control’,
Palgrave Publications
Reference Books
1. Ranjan Bose, ‘Information Theory & cryptography’, Tata McGraw Hill, 2002/2006
2. Saloman D, ‘Data compression – Complete reference ‘ , springer verlag, 3rd edition
3. Levis W.J. , ‘Data compression ‘ . Springer , 2nd edition
4.Nelson Mark . Gaily . Jean , Loup , ‘Data Compression book’ , BPB publication, 2nd
edition
Course Outcomes:
The student will able to-
1. Explain various lossless and lossy compression methods.
2. Calculate the effect and efficiency of data compression algorithms
3. Apply compression algorithms to text, signal and image.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 26 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practicals
1. Linear Block Coding/ Convolution Coding
2. Unique Decodability Test
3. Huffman Coding.
4. Golomb Coding
5. Arithmetic Coding
6. Lempel Ziv-77
7. Uniform Quantizer
8. JayantQuantizer
9. Discrete Cosine Transform
10. Miniproject
Course Outcomes:
The student will able to-
1. Implement various lossless and lossy compression methods.
2. Apply text, signal and image compression techniques to specific application.
EC 40301 : CODING AND DATA COMPRESSION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 27 of 79
FF No. : 654 A
Theory Course Syllabus
Unit I (06 hr)
Network Architecture and OSI reference model
A. Introduction to Computer Networks, Topologies, Types of Networks, Layered
Architecture of Computer Networks, OSI reference model, functions of each
layer.
B. Transmission Media: Guided media and Unguided media
Unit II (10 hr)
TCP/IP Protocol Suite
A. Introduction, Layers of TCP/IP protocol suite: Physical and Data Link Layers,
Network Layer: Addressing, Ipv4 Addresses, Transport Layer: Process-to-Process
Delivery, UDP, TCP, Application Layer: DNS, email, FTP,WWW and HTTP.
B. Overview of IPv6
Unit III (08 hr)
Local Area Networks
A. Introduction to Local Area Networks, IEEE Standards for LANs, Wired LANs,
Wireless LANs: IEEE 802.11, Channel Access Methods, Fast Ethernet, Gigabit
Ethernet.
B. LAN Components: NIC, HUB, Switch, Bridge, Router, Gateway.
Unit IV (08 hr)
Wide Area Networks
A. Introduction to Wide Area Networks, SONET/SDH, Frame Relay, ATM,
Wireless WANs. Congestion Control
B. Routing Algorithms.
Unit V (08 hr)
Network Management &Secuirity
A. Network Management System, Simple Network Management protocol,
Cryotography, Network Secuirity.
EC 40104 : COMPUTER NETWORK
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 28 of 79
B. Encription , Decryption Algorithms
Text Books
1. Computer Networks (3rd edition), Tanenbaum Andrew S., International edition,
2. Data communication and networking (4th edition), Behrouz A Forouzan,
McGraw – Hill.
Reference Books
1. Data and computer communication by William Stallings.
2. Computer Networking , James kurose& Keith Ross. , Low Price Edition.
Course Outcomes:
The student will be able to-
1. Describe OSI reference Model.
2. Analyse the TCP/IP Protocol Suite.
3. Design Local Area Networks.
4. Describe the Wide Area Networks.
5. Describe management functions and security algorithms
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 29 of 79
FF No. : 654 C
Tutorial Course Syllabus
COMPUTER NETWORK
Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week
List of Tutorials
1. Basic media/ channel used in Computer networks.
2. Cable and connectors prepration
3. LAN card
4. Network components
5. LAN MAN architecture
6. Design of Network
7. Sliding window protocol
8. Dial up modems
9. Web Server FTP server
10. Mini projects based on course
Text Books
1. Computer Networks (3rd edition), Tanenbaum Andrew S., International edition,
2. Data communication and networking (4th edition), Behrouz A Forouzan, McGraw
– Hill.
Reference Books
1. Data and computer communication by William Stallings.
2. Computer Networking , James kurose& Keith Ross. , Low Price Edition.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 30 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I
(8 Hrs)
Embedded System Architecture
A.Introduction, History, Application of embedded systems, Hardware and software
architecture ,Processor selection for Embedded System, Memory Architecture and IO
devices , Interrupt Service Mechanism ,Context switching, Device Drivers
B. Recent trends in embedded systems.
Unit II (8 Hrs)
Embedded processors
A.ARM Processor: Architecture and Programming: RISC and CISC , ARM organization
, ARM Programmers model , operating modes , Exception Handling , Nomenclature.
Introduction to ARM instruction set
B. ARM Core Extensions
Unit III (8 Hrs)
Protocols
A. Bluetooth , Wireless Ethernet ,MODBUS, CAN and USB
B. Applications of protocols
Unit IV
(8 Hrs)
Real Time Operating System
A. Architecture of the kernel , Task scheduler , ISR , Semaphores , Mailbox , Message
queues , Pipes , Events , Timers , Memory Management .
B. RTLinux architecture and specifications
Unit V (8 Hrs)
System Design Techniques
A. Design goals ,Development strategies ,software development, crosss compilation and
code generation, porting to the final target system, generation of test modules, Target
hardware testing ,future techniques, relevance to more complex design, the need for
emulation Examples- Burglar alarm system, Set Top box, Smart card
B. Automobile electronic
EC41101 : EMBEDDED SYSTEMS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 31 of 79
Text Books
1. Raj Kamal ,”Embedded Systems “ TMH
2. Slossetal ,”ARM Developers Guide”.
Reference Books
1 Dr. K.V.K.K. Prasad “Embedded / Real Time Systems” Dreamtech
2 Iyer , Gupta “ Embedded Real systems programming “ TMH.
3 Steve Heath “ Embedded System Design “ Neuwans.
4 FrankVahid , “Embedded System Design.
Course Outcomes:
The student will be able to-
1. Explain embedded system architecture.
2. Explain architecture of ARM processor.
3. Compare communication protocols used in embedded applications.
4. Relate RTOS kernel functions with general purpose OS functions.
5. Design embedded system such as burglar alarm, Set top box and smart card.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 32 of 79
FF NO. : 654 B
Laboratory Course Syllabus
Credits: 02 Teaching Scheme: - Practical 2 Hrs/Week
List of Practicals
1. Interfacing LED to LPC2294
2. Interfacing Seven Segment to LPC2294
3. Interfacing 4X4 Matrix Keyboard to LPC2294
4. Interfacing 2X16 LCD in 4bit Mode to 2294
5. LPC 2294 Serial Communication
6. LPC 2294 ADC
7. Power Down Mode of LPC2294
8. Interfacing LCD and Keyboard to LPC2294 with RTOS
9. Task scheduling with priority using RTOS functions
10. Implementation of semaphore for given task switching using RTOS
Course Outcomes:
The student will be able to
1. Interface peripheral devices with ARM 7 processor.
2. Program peripheral devices with ARM7 processor.
3. Analyze RTOS kernel functions.
EC41301 : EMBEDDED SYSTEMS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 33 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit 1 :
Introduction To Artificial Intelligence (6+1Hrs)
A) AI task domain, problem representation in AI, Problem characteristics.
B) Game playing using AI.
Unit 2 : (9+1Hrs)
Searching Techniques
A) A.I. search process, non-heuristic and heuristic search techniques, ,constrain satisfaction
and their applications.
B) Min-max search procedure.
Unit 3 : (8+1Hrs)
Knowledge Representation
A) Hierarchy of knowledge, types of knowledge, knowledge representation, methods for
knowledge representation, predicate logic, Problems on predicate logic.
B) Introduction to PROLOG.
Unit 4 : (8+1Hrs)
Planning
A) Components of planning system, goal stack planning technique.
B)Nonlinear Planning using Constraint Posting.
Unit 5: (9+1Hrs)
AI Tools A) Expert System Shells,
Explanation, and Knowledge Acquisition.Human expert behaviors, Expert system
components, structure of expert system, the production system, how expert system work and
Expert system development for particular application.
Natural language processing: Introduction, Syntactic Processing, Semantic Analysis,
Discourse and Pragmatic Processing.
Architectures and functions in ANN, various learning rules.Building an ANN.
B)Building an Expert System
EC42102 : ARTIFICIAL INTELIGENCE
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 34 of 79
Text Books:-
1. Elain Rich and Kerin Knight, “Artificial Intelligance”
2. Elements of Artificial Neural Networks - by KishanMehrotra, Chilukurik. Mohan,
Sanjay RankaPenram International Publishing (India) Pvt. Ltd. Second edition,
Reference Books:-
1. Eugane. Charniak, Frew, “Introduction to Artificial Intelligance”, McDermott
2. KishanMehrotra, Sanjay Rawika, K. Mohan, “Arificial Neural Network”
3. RajendraAkerkar, “Introduction to Artificial Intelligance”, Prentice Hall Publication
4. Relevant IEEE papers.
Course Outcomes:
The student will be able to-
1. Identify real world problems of AI domain.
2. Write algorithms for searching techniques.
3. Describe real world problem in symbolic form.
4. Develop an expert system.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 35 of 79
FF No. : 654 C
Tutorial Course Syllabus
ARTIFICIAL INTELIGENCE
Credits: 01 Teaching Scheme: - Tutorial 1 Hrs/Week
List
1. To study of any game playing using non heuristic search technique.
2. To study of Eight tile puzzle.
3. To study of heuristic search technique like A*.
4. To study of heuristic search technique like AO*.
5. To study of heuristic search technique like Hill Climbing.
6. Neural network architecture for character recognition..
7. Neural network architecture for pattern classification or clustering application.
8. Build an Expert System.
9. Mini-project (Individual task).
Text Books
1. Elain Rich and Kerin Knight, “Artificial Intelligence”
2. Roberts, “Artificial Intelligence”
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 36 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit 1: Probability and Statistics for Pattern Recognition: (6 Hrs.)
Part A: Pattern recognition systems, design cycle, learning and adaptation. Case
studies of Pattern recognition
Part B: Statistical and syntactic pattern recognition
Unit 2: Bayesian decision theory & Optimal classifiers: (8 Hrs.)
Part A: Classification problem, classification error, Bayes minimum error classifier,
Bayes minimum risk classifier, discriminent functions and decision surfaces
Part B: discriminent functions and decision surfaces – multidimensional case for
distributions
Unit 3: Parametric and Non-parametric estimation : (9 Hrs.)
Part A: Parametric estimation of probability density functions, non parametric
estimation of probability density functions, Parzen windows, k-nearest neighbor classifier
Part B: implementation of Parzen windows for estimation
Unit 4: Linear Discriminent functions & classifiers: (9 Hrs.)
Part A: Properties of linear classifiers, linearly separable training samples, perceptron
criterion and algorithm, minimum squared error criterion, Support vector machines
Part B: Fisher’s linear discriminant
Unit 5: Unsupervised learning & Clustering: (8 Hrs.)
Part A: Unsupervised learning & Clustering, Stages in clustering , hierarchical
clustering, partitional clustering
Part B: Expectation-maximization(EM) algorithm
Text Books:
1. ‘ Introduction to Pattern Recognition’ – Theodoridis, Koutrombas, Academic Press,
3rd Edition
2. ‘ Pattern Classification’ – R.O.Duda, P.E. Hart, G.G.Stork , John Wiley and sons,
2004
EC42103 : PATTERN RECOGNITION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 37 of 79
3. ‘Pattern Recognition & Machine Learning’ – C.M.Bishop, Springer, 2006
Course Outcomes:
The student will be able to-
1. Explain the process of Pattern Recognition.
2. Apply probability theory to estimate classifier performance.
3. Describe the principles of parametric and non parametric classification methods.
4. Compare pattern classifications and pattern recognition techniques.
5. Apply Pattern Recognition techniques to real world problems such as image analysis,
character recognition, etc.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 38 of 79
FF No. : 654 C
Tutorial Course Syllabus
PATTERN RECOGNITION
Credits: 01 Teaching Scheme: - Tutorial 1 Hrs/Week
List of Contents
1. Concept of pattern recognition and Machine perception.
2. Analysis of Bayesian Decision theory continuous features
3. Analysis of Bayesian Decision theory discrete features
4. Analysis of Maximum-Likelihood estimation
5. Study of different Classification methods.
6. Analysis of Neighbour method-1
7. Analysis of Neighbour method- 2
8. Analysis of Linear discriminant function
9. Analysis of Support vector machines
10. Analysis of Algorithms for clustering-1
11. Analysis of Algorithms for clustering -2
12. Analysis of cluster validation
Text Books
1. Pattern Classification, R.O.Duda, P.E.Hart and D.G.Stork, John Wiley, 2001
2. Pattern Recognition, S.Theodoridis and K.Koutroumbas, 4th Ed., Academic Press, 2009
Reference Books
1. Pattern Recognition and Machine Learning, C.M.Bishop, Springer, 2006
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 39 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03
Teaching Scheme: - Theory 3 Hrs/Week
Unit I (8 Hrs)
Transport Physics
A. Intrinsic silicon mobility -Temperature dependence and Electric field dependence Intrinsic
silicon resistivity, SRH recombination , Auger recombination, Lifetime control
B. Band-gap narrowing
Unit II (8 Hrs)
Breakdown Voltage
A. Drift Region, Avalanche breakdown, ,Punch Through & Non Punch Through , Edge
terminations
B. Bevel edge termination
Unit III (8 Hrs)
Bipolar Semiconductor Devices
A. PiN rectifier, Introduction to Junction Barrier Controlled Schottky (JBS) rectifier and
Merged PiNSchottky (MPS) rectifier, Power bipolar junction transistor
B. Darlington power transistor
Unit IV
8 Hrs)
Power MOSFET
A. Detail conduction characteristic, Switching performance, Planar structure of power
MOSFET, Introduction to Diffusion Metal Oxide Semiconductor (DMOS), Lateral Diffused
Metal Oxide Semiconductor (LDMOS), UMOS(U shape MOS), Vertical MOS (VMOS)
B. Silicon carbide MOSFET
EC42127 : HIGH POWER SEMICONDUCTOR DEVICES
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 40 of 79
Unit V (8 Hrs)
Novel Devices
A. IGBT - Planar IGBT and Trench IGBT, Introduction to Power devices - MOS-Controlled
Gate Turn-Off Thyristor (MOS-GTO), MOS-Controlled Thyristor (MCT), Emitter Switched
Thyristor (EST) , Base Resistance controlled Thyristor (BRT), Use of wide band-gap
semiconductor in power devices.
B. Performance comparison of Insulated Gate Bipolar Transistor (IGBT), Base Resistance
controlled Thyristor (BRT), Emitter Switched Thyristor (EST)
Text Books
3. “Power Semiconductor Devices”, B JayantBaliga, Thomson Course Technology, 2004
Reference Books
1. “Power Electronics: Converter, Applications and Design” Ned Mohan, John Wiley &
Sons, Inc. 2003
Course Outcomes:
The student will be able to-
1. Analyse Shockley-Read-Hall (SRH) Generation and Recombination processes in a
semiconductor.
2. Differentiate between Zener and Avalanche Breakdown.
3. Identify the type of termination technique used in a power device.
4. Draw energy band diagram for Metal-Oxide-Semiconductor (MOS) structure.
5. Compute threshold voltage of a MOSFET.
6. Relate the output resistance of IGBT to symmetric or asymmetric structure.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 41 of 79
FF No. : 654 C
Tutorial Course Syllabus
HIGH POWER SEMICONDUCTOR DEVICES
Credits: 01 Teaching Scheme:-Tutorial 1 Hr/Week
List of Tutorials
1. Temperature dependence of silicon mobility
2. Life time control
3. Breakdown voltage of PTNT structure
4. On state losses for PiN rectifier
5. Quasi saturation of BJT
6. Kirk current density for BJT
7. Threshold voltage of power MOSFET
8. Drift region resistance of Laterally Diffused Metal Oxide Semiconductor
(LDMOS)
9. Drift region of symmetric IGBT
Text Books
1. “Power Semiconductor Devices”, B JayantBaliga, Thomson Course Technology, 2004
2. “Solar Energy: Principles of Thermal Collection and Storage”, S P Sukhatme, J K Nayak,
Tata McGraw Hill Publishing, New Delhi
References
1. “Power Electronics: Converter, Applications and Design” Ned Mohan, John Wiley &
Sons, Inc. 2003
2. “Solar Energy: Fundamentals, Design, Modeling and Applications” G N TiwariNarosa
Publishing House
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 42 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I
(6+1 Hrs)
MICROWAVE TRANSMISSION LINES
A. Overview of Microwave communication : Microwave communication system ,
Advantages and applications of Microwaves. Rectangular Waveguides – TE/TM mode
analysis, Expressions for Fields, Characteristic Equation and Cut-off Frequencies, Dominant
Modes. Mode Characteristics – Phase velocity and Group Velocity. Power Transmission and
Power Losses in Rectangular Waveguide.
B.CircularWaveguides : Introduction, Nature of fields, Characteristic Equation, Dominant
mode, Impossibility of TEM mode.
Unit II (8+1 Hrs)
WAVEGUIDE COMPONENTS AND APPLICATIONS
A. Cavity Resonators– Introduction, Rectangular and Cylindrical Cavities, Dominant Modes
and Resonant Frequencies, Q factor and Coupling Coefficients.
Waveguide Multiport Junctions – E plane Tee, Magic Tee.
Ferrite Components – Gyrator, Isolator. Scattering Matrix– Significance, Formulation and
Properties. S Matrix Calculations for E plane, Magic Tee, Gyrator& Isolator.
B. Study H-plane, Directional Coupler, Circulator & find out S Matrix Calculations for H-
plane, Directional Coupler, Circulator.
Unit III (10+1 Hrs)
MICROWAVE TUBES
A.Limitations and Losses of conventional tubes at microwave frequencies. Microwave tubes
– O type and M type classifications.
i) O-type tubes : 2 Cavity Klystrons – Structure,Velocity Modulation Process and Applegate
Diagram, Bunching Process , Expressions for o/p Power and Efficiency. HELIX TWTS:
Significance, Types and Characteristics of Slow Wave Structures; Structure of TWT ,
Expressions for o/p Power and Efficiency.
ii)M-type Tubes Introduction, Cross-field effects, Magnetrons – Different Types, 8-Cavity
Cylindrical Travelling Wave Magnetron – Hull Cut-off, Modes of Resonance and PI-Mode
Operation, o/p characteristics.
Travelling Wave Magnetron – Hull Cut-off, Modes of Resonance and PI-Mode Operation,
o/p characteristics.
B. Reflex Klystrons – Structure, Applegate Diagram and Principle of working, Mathematical
Theory of Bunching, Power Output, Efficiency, Oscillating Modes and o/p Characteristics.
EC42107 : MICROWAVE ENGINEERING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 43 of 79
Unit IV (8+1 Hrs)
MICROWAVE SOLID STATE DEVICES
A. Principle, Construction, Characteristics and applications of Gunn Diode , Tunnel Diode,
PIN diode,Varactor diode, MASER.
B Principle, Construction, Characteristics and applications of PIN diode, IMPATT and
TRAPATT.
Course Outcomes:
The student will be able to-
1. Analyze microwave channel mathematically.
2. Analyze microwave components mathematically.
3. Interpret microwave sources mathematically.
4. Describe structure, characteristics and applications of Microwave solid state devices.
5. Apply knowledge of Microwave Engineering to design a communication system.
Unit V (8+1 Hrs)
REAL WORLD APPLICATIONS OF MICROWAVE ENGINEERING
A. Study of Microwave engineering such as in
i) Radars
ii) Communication
iii) Industrial applications
B. Microwave Power Measurement – Bolometer Method. Measurement of Attenuation,
Frequency, VSWR, Cavity Q. Impedance Measurements
.
Text Books
1. Microwave Devices and Circuits – Samuel Y. Liao, PHI, 3rd Edition .
2. Micro Wave and Radar Engineering – M. Kulkarni, Umesh Publications
Reference Books
1.Elements of Microwave Engineering – R. Chatterjee, Affiliated East-West Press Pvt.
Ltd., New Delhi, 1988.
2. Microwave Engineering Passive Circuits – Peter A. Rizzi, PHI, 1999.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 44 of 79
FF No. : 654 C
Tutorial Course Syllabus
Credits: 01 Teaching Scheme: - Tutorial 1 Hr/Week
Teaching Scheme: - Tutorials 1 Hrs/Week
1. Study of Microwave components.
2. Derive the expressions for Waveguide parameters.
3. Mathematical analysis of Reflex klystron.
4. Study the characteristics of Reflex klystron.
5. Study the domain formation in Gunn diode.
6. Study V-I characteristics of Gunn diode.
7. Calculate Scattering matrix for Magic Tee.
8. Study port parameters of Magic Tee.
9. Study construction details of Circulator.
10. Calculate port parameters of Circulator.
11. Calculate Directivity, Coupling factor and insertion loss for 10 dB / 20 dB Directional
Coupler.
12. Plot radiation pattern of Horn antenna.
MICROWAVE ENGINEERING
Text Books
1. Microwave Devices and Circuits – Samuel Y. Liao, PHI, 3rd Edition .
2. Micro Wave and Radar Engineering – M. Kulkarni, Umesh Publications
Reference Books
1.Elements of Microwave Engineering – R. Chatterjee, Affiliated East-West Press Pvt.
Ltd., New Delhi, 1988.
2. Microwave Engineering Passive Circuits – Peter A. Rizzi, PHI, 1999.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 45 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit 1 (04Hrs)
Introduction to ANN :-
PART (A) History of Neural networks, Neural net architecture, Neural learning, Evaluation
of networks, Implementation.
PART (B) Applications of neural networks.
Unit 2 (10Hrs)
Supervised Learning
PART (A) Perceptions, Linear separability, preceptron training algorithms, modifications,
Support vector machines, Multilevel discrimination, back propagation algorithm. Adaptive
multilayer networks, predication networks, Polynomial Networks.
PART (B) Radial basis functions, probabilistic networks.
Unit 3 (12Hrs)
Unsupervised & Associative Learning
PART (A) Winner-Takes –All network, Learning vector quantization, counter propagation
networks, Adaptive Resonance theory, Topological Organized networks ,Distance based
learning,Max Net, Competitive Net. Associative non iterative procedures for association, Hop
field networks ,Optimization, Learning using Hopfield networks, Brain state in a box
network.
PART (B) Principal Component Analysis, Boltzman machines, Hetero-associators
Unit 4 (08Hrs)
Evolutionary Optimization
PART (A) Optimization and search, Evolutionary Computation, Evolutionary Algorithms for
training neural networks, Learning connection weights, Learning architectures.
PART (B) Hybrid evolutionary Approaches.
Unit 5 (06Hrs)
Fuzzy Logic
PART (A) Fuzzy sets and fuzzy rules, Fuzzy relations, Properties of Fuzzy sets, Fuzzy
graphs , Fuzzy numbers, Functions with Fuzzy arguments, Arithmetic operations on fuzzy
numbers.
PART(B) Applications of fuzzy logic.
EC42110: ARTIFICIAL NEURAL NETWORKS AND FUZZY LOGIC
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 46 of 79
Text books
1.Elements of Artificial Neural Networks - by KishanMehrotra, Chilukurik. Mohan, Sanjay
RankaPenram International Publishing (India) Pvt. Ltd. Second edition,
2.Fuzzy Logic by John Yen,RezaLangari, Pearson Educations, First edition.
Reference books
1. Neural Network and Fuzzy system by Bart Kosko, John c. Burgess.
2. Fundamental of Artificial Neural Networks. By M.H. Hassoun.
3. Introduction to Artificial Neural Network system by M.Zurada.
4. Relevant IEEE Papers.
Course Outcomes:
The student will be able to-
1. Solve problems using supervised, unsupervised, associative learning techniques.
2. Solve real word problem using fuzzy logic.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 47 of 79
FF No. : 654 C
Tutorial Course Syllabus
Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week
To build and test following Neural Networks:
1) Perceptron Neural Network.
2) Hebbin Neural Network.
3) Hamming Neural Network.
4) Hanning Neural Network.
5) McCulloach Pitts Neural Network.
6) Back propagation Neural Network.
7) Max Net Neural Network.
8) Competitive Neural Network.
9) Mini project.
Text books
1. Elements of Artificial Neural Networks - by KishanMehrotra, Chilukurik. Mohan, Sanjay
RankaPenram International Publishing (India) Pvt. Ltd. Second edition,
2. Fuzzy Logic by John Yen,RezaLangari, Pearson Educations, First edition.
Reference books
1. Neural Network and Fuzzy system by Bart Kosko, John c. Burgess.
2. Fundamental of Artificial Neural Networks. By M.H. Hassoun.
3. Introduction to Artificial Neural Network system by M.Zurada.
4. Relevant IEEE Papers.
ARTIFICIAL NEURAL NETWORKS AND FUZZY LOGIC
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 48 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (8 Hrs)
Introduction and Wireless Sensor Networks (WSN) Infrastructure
A. Introduction, Sensor Network Concept, WSN Constraints and Challenges, WSN
Applications, WSN development stage – deployment, localization and tracking, Data
Communication. Design of sensor motes, low power WSN, Clustering, and Topology control.
B. WSN Applications
Unit II (8 Hrs)
Localization and Sensor - Medium Access Control
A. Sensor management and Bayesian networks, Time Synchronization, Types of
Localization, Key assumptions, Localization algorithms, IEEE 802.11 standard, IEEE
802.15.4 standard. Fundamentals of MAC protocols
B. MAC protocols like S-MAC, P-MAC, Z-MAC, T-MAC, L-MAC etc,
(Swapped the underlined topics in Part A& B)
Unit III (8 Hrs)
Routing protocols for WSN and Network simulators
A. Delaunay triangulation,Prim’s algorithm, Euclidean minimum spanning tree, DSR
algorithm, Introduction to Network simulators
B. Network Simulators TinyOS, Nes C, TOSSIM, NS-2, NS-3, Qualnet
(Shifted a topic of Part A into Part B. The earlier topic of Part B is removed since it is
covered in tutorials.)
Unit IV (8 Hrs)
Security Issues in WSN
A. Attacks in WSN, Wormhole attack, DOS attack, Sybil attack, Sinkhole attack, Phantom
Nodes, Methods for increasing immunity to attacks, Effect of attacks on QoS
B. Countermeasures to sustain the attacks in WSN
Unit V (8 Hrs)
Performance and traffic management in WSN
A. Introduction to Convex Optimization, Optimizing Placement and location of Sensor Nodes
Performance modeling – Traffic model, Energy model etc, Performance Metrics,
EC 42111 : WIRELESS SENSOR NETWORKS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 49 of 79
Computation of WSN system life span. Critical analysis of IEEE papers on ad-hoc wireless
sensor networks.
B. Modification of energy models to suit the various operating environments of WSN.
Text Books
1. “Wireless Sensor Networks – Technology, Protocols & Applications”, Kazem
Sohraby, Daniel Minoli, TaiebZnati, Wiley Publication.
2. “Wireless Sensor Networks- An Information Processing Approach”, Feng Zhao,
Leonidas Guibas. Elsevier.
3. “Convex Optimization”, Stephen Boyd, LievenVandenberghe, Cambridge University
Press.
Reference Books
1. IEEE papers on MAC protocols.
2. IEEE papers on Attacks in WSN.
3. “Getting started with ns-2” http://nsnam.isi.edu
4.“NS by example” http://nile.wpi.edu/NS/menu.html
5. IEEE papers on Localization Algorithms
Course Outcomes:
The student will be able to-
1. Design WSN nodes.
2. Design a basic WSN system.
3. Simulate basic WSN routing scenario in ns-2.
4. Explain security issues in WSN.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 50 of 79
FF No. : 654 C
Tutorial Course Syllabus
WIRELESS SENSOR NETWORKS
Credits: 01 Teaching Scheme: - - Tutorial 1 Hr/Week
List of Contents
1. Installation of Linux.
2. Installation of Linux.
3. Installation of ns-2 network simulator.
4. Installation of ns-2 network simulator.
5. Simulation of 2-node topology.
6. Simulation of Link break – make.
7. Simulation of shared link communication.
8. To generate a trace file & study its contents.
9. To create output files for XGraph.
10. To generate node movement and traffic connection files for large wireless scenarios.
11. To design a wireless sensor node.
Text Books
1. “Wireless Sensor Networks – Technology, Protocols & Applications”,
KazemSohraby, Daniel Minoli, TaiebZnati, Wiley Publication.
2. “Wireless Sensor Networks- An Information Processing Approach”, Feng Zhao,
Leonidas Guibas. Elsevier.
Reference Books
1. IEEE papers on MAC protocols.
2. IEEE papers on Attacks in WSN.
3. “Getting started with ns-2” http://nsnam.isi.edu
4. “NS by example” http://nile.wpi.edu/NS/menu.html
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 51 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (8 Hrs)
Introduction To Computer Vision
A. Human Vision System; Computer Vision System; Camera Geometry
Fundamentals
B. Common Probability Distributions; Fitting Probability Models
Unit II (8 Hrs)
Image Formation and Image Preprocessing
A. Geometric primitives and transformations; Photometric image formation; The digital
camera; Point Operators; Linear Filtering; Neighborhood Operators; Pyramids and
Wavelets
B. Fourier Transforms; Geometric transformations
Unit III (8 Hrs)
Feature Detection and Extraction
A) Feature detection; Feature Descriptors; Feature Matching; Feature Tracking; Low
Level Feature Extraction; Feature Extraction by Shape Matching
B) Hough Transform; Edge Linking
Unit IV (8 Hrs)
Object Recognition, Segmentation and Classification
A. Global Methods; Active Contours; Split and Merge; Mean Shift and Mode Finding;
Normalized Cuts ; Support Vector Machine; Histogram of Oriented Gradients;
Adaboost classifiers
B. Graph cuts and energy-based methods
Unit V (8 Hrs)
Dense Motion Estimation
A. Triangulation; Two-frame structure from motion; Factorization; Bundle
adjustment; Translational alignment; Parametric motion; Spline-based motion;
Optical flow ; Tracking
B. Constrained structure and motion; Layered motion; Stereo Vision
EC42131 : COMPUTER VISION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 52 of 79
Text Books
1. “Computer Vision: Algorithms and Applications”, Richard Szeliski, Springer
2. “Computer Vision-A Modern Approach”, Forsyth, Ponce, Low Price Edition, Pearson
Education.
3. “Computer Vision and applications-A Guide for Students and Practitioners”, Bernd
Jahne and Host HauBecker, Elsevier
Reference Books
1. “Image Processing, Analysis, and Machine Vision”, Milan Sonka, Vaclav Hlavac,
Roger Boyle, Thomson Learning
2. "Computer and Robot Vision", Robert Haralick and Linda Shapiro, Vol I, II, Addison-
Wesley, 1993.
3. “Computer Vision”, Dana H Ballard and Christopher M. Brown, Prentice Hall
Course Outcomes:
The student will be able to-
1. Compare human and computer vision system.
2. Explain camera geometry fundamentals and image formation.
3. Develop feature vectors for object detection purpose.
4. Choose algorithm for object recognition, segmentation and classification, motion
estimation.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 53 of 79
FF No. : 654 C
Tutorial Course Syllabus
COMPUTER VISION
Credits: 01 Teaching Scheme: - Tutorial 1 Hr/Week
List of Tutorials
1. To study contrast adjustment of a given image
2. Fixed and adaptive thresholding of an image
3. Image denoising
4. 2-D spatial transformation to image
5. Implementation of filters - averaging / linear / non-linear / Gaussian / Butterworth
6. Detection of an edge / curvature in a given image and curve fitting
7. Implementation of SURF / SIFT / HOG / edgelet / shapelet detector
8. Object detection using Hough transform / Template matching
9. Object classification using SVM / Adaboost classifier
10. Object tracking using Kalman filter approach
Text Books
1. “Computer Vision: Algorithms and Applications”, Richard Szeliski, Springer
2. “Computer Vision-A Modern Approach”, Forsyth, Ponce, Low Price Edition,
Pearson Education.
3. “Computer Vision and applications-A Guide for Students and Practitioners”,
Bernd Jahne and Host HauBecker, Elsevier
Reference Books
1. “Image Processing, Analysis, and Machine Vision”, Milan Sonka, Vaclav Hlavac,
Roger Boyle, Thomson Learning
2. "Computer and Robot Vision", Robert Haralick and Linda Shapiro, Vol I, II,
Addison-Wesley, 1993.
3. “Computer Vision”, Dana H Ballard and Christopher M. Brown, Prentice Hall
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 54 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I: Speech processing concepts ( 8Hrs )
A. The speech production mechanism, Discrete time speech signals, Pole-Zero modeling
of speech ,relevant properties of the fast Fourier transform for speech recognition,
convolution, linear and non linear filter banks, spectral estimation of speech using
DFT.
B. Linear Prediction analysis of speech.
Unit II : Speech recognition ( 8 Hrs)
A. Real and Complex Cepstrum, application of cepstral analysis to speech signal, feature
extraction for speech, static and dynamic feature for speech recognition, robustness
issues, discrimination in the feature space, feature selection, MFCC, LPCC, Distance
measures, vector quantization models.
B. Gaussian Mixture model, HMM.
Unit III: Basics of Video Processing (8 Hrs)
A. Video formation, perception and representation: Principle of color video, video
cameras, video display, pinhole model, CAHV model, Camera motion, Shape model,
motion model, Scene model, two dimensional motion models.
B. Three Dimensional Rigid Motion, Approximation of projective mapping.
Unit IV: Motion estimation Techniques (8 Hrs)
A. Optical flow, motion representation, motion estimation criteria, optimization methods,
pixel based motion estimation, Block matching algorithm, gradient Based, Intensity
matching, feature matching, frequency domain motion estimation, Depth from
motion.
B. Motion analysis applications: Video Summarization, video surveillance.
Unit V: object tracking and segmentation ( 8Hrs)
A. 2D and 3D video tracking, blob tracking, kernel based counter tracking, feature
matching, filtering Mosaicing, video segmentation, mean shift based, active shape
model, video short boundary detection.
B. Interframe compression, Motion compensation,
EC42132: SPEECH AND VIDEO PROCESSING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 55 of 79
Text Books:
1. Digital Video processing, A Murat Tekalp, Prentice Hall.
2. Fundamentals of Speech recognition – L. Rabiner and B. Juang, Prentice Hall signal
processing series
3. Discrete-time speech signal processing: principles and practice, Thomas F. Quatieri,
Coth.
4. Video Processing and Communications, Yao Wang, J. Osternann and Qin Zhang,
Pearson Education
Reference Books:
1. “Speech and Audio Signal Processing”, B.Gold and N. Morgan, Wiley.
2. “Digital image sequence processing, Compression, and analysis”, Todd R. Reed, CRC
Press
3 “Handbook of Image and Video processing”, Al Bovik, Academic press, second Edition
Course Outcomes:
The student will be able to
1. Describe the mechanisms of human speech production system and speech production
model
2. Explain basic algorithms of speech analysis and speech recognition.
3. Explain basic techniques in digital video processing, including imaging characteristics and
sensors.
4. Describe motion estimation techniques.
5. Describe object representation and tracking in video sequence.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 56 of 79
FF No. : 654 C
Speech and Video Processing
Credits : 01 Teaching Scheme : Tutorial 1 Hrs/ Week
List of Tutorials
1. Pole Zero modeling of speech signal
2. Linear and nonlinear filter bank
3. LPC
4. Cepstral Analysis
5. MFCC
6. Vector Quantization
7. Motion estimation
8. Frequency domain motion estimation
9. Kernel based tracking
10. video short boundary detection
Text Books:
1. Digital Video processing, A Murat Tekalp, Prentice Hall.
2. Fundamentals of Speech recognition – L. Rabiner and B. Juang, prentice Hall signal
processing series
3. Discrete-time speech signal processing: principles and practice, Thmas F. Quatieri,
Coth.
Reference Books:
1. “Speech and Audio Signal Processing”, B.Gold and N. Morgan, Wiley.
2. “Digital image sequence processing, Compression, and analysis”, Todd R. Reed, CRC
Press
4 “Handbook of Image and Video processing”, Al Bovik, Academic press, second Edition
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 57 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: Theory 3 Hrs/Week
Teaching Scheme: - Theory 3 Hrs/Week
Unit I
(8+1 Hrs)
INTRODUCTION TO FIBER OPTIC COMMUNICATION
A. Overview of optical fiber communication: Fiber optic communication system, Advantages
of optical fiber communication, Ray theory transmission, total internal reflection. Parameters
of fiber optic cable: Acceptance angles, Numerical aperture, skew rays, Mode, Index Profile,
V number. Types of fiber optic cable.
B. Material of fiber optic cable, Manufacturing process of fiber optic cable.
Unit II (8+1 Hrs)
SIGNAL DEGRADATION IN FIBER OPTIC CABLE
A. Signal distortion in optical fibers : Attenuation ,Material absorption ,Scattering losses
(linear) , Bending losses ,Dispersion present in FOC, Fiber attenuation measurement , Optical
Time Domain reflectometer ( Principle, concept & applications).
B. Nonlinear scattering losses , Fiber dispersion measurement
Unit III (10+1 Hrs)
OPTICAL SOURCES , DETECTORS AND SENSORS
A.Light emitting diode: LED power and efficiency, LED structures, LED characteristics,
Modulation.
Light amplification by stimulated emission of Radiation : Basic concepts of LASER,
Injection LASER structures.
Optical detectors: Optical detection principles, Characteristics of optical detector,
photodiode, PIN diode, Avalanche photodiode.
Optical sensors : Phase and polarization fiber sensors, Intrinsic fiber sensors, Extrinsic fiber
sensors,
B. Optical Connectors & splices to connect Fiber optic cables..
Unit IV (8+1 Hrs)
FIBER OPTIC SYSTEM
A. Optical transmitter circuit, Optical receiver circuit, Link power budget, Rise time budget ,
Analog system design.
B. Digital system design
EC42104 : FIBER OPTIC COMMUNICATION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 58 of 79
Unit V (6+1 Hrs)
REAL WORLD APPLICATIONS OF FIBER OPTICS
A. Study of fiber optics such as in
i) Underwater communication
ii) Telephone system
iii) Military applications
B. Optical Networks: SONET/ SDH , Wavelength Division multiplexing
Text Books
1. Gerd Keiser , “Optical Fiber Communications”, McGraw Hill
2. John M. Senior, “Optical Fiber Communications”, Prentice Hall
Reference Books
1. D.K. Mynbaev , S.C. Gupta and Lowell L. Scheiner, “Fiber Optic Communications”
Pearson Education, 2005.
2.Govind P. Agarwal , John Wiley, “ Fiber Optic Communication Systems”,3rd Edition,2004.
.
Course Outcomes:
The Student will be able to-
1. Explain the key aspects of propagation through different types of fiber.
2. Analyze losses of signals.
3. Describe fiber optic communication system.
4. Prepare the budget for implementing the fiber optic communication system.
5. Relate type of fiber optic communication to a specific application.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 59 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2Hrs /week
List of Practicals
1. Study and Measurement of Numerical Aperture of a fiber.
2. Measurement of attenuation loss and bending loss for various lengths of fiber optic
cable.
3. Study of transmission of Analog and Digital signals through fiber optic cable.
4. Study and plot V-I characteristics of optical source.
5. Study and plot frequency response of optical receiver.
6. Study of transmission of Voice through fiber optic cable.
7. Study of transmission of FM signal through fiber optic cable.
8. Study of Optical Fiber Connectorization kit.
Text Book
1. Gerd Keiser , “Optical Fiber Communications”, McGraw Hill
2. John M. Senior, “Optical Fiber Communications”, Prentice Hall
Course Outcomes:
The Student will be able to-
1. Classify different types of fibers and losses in fibers.
2. Analyze distortion, desperation and losses of signals.
3. Select detectors and sensors depending on type of fiber.
4. Explain working of transmitter and receiver circuit.
5. Calculate parameters of fiber optic cable.
EC42301 : FIBER OPTIC COMMUNICATION
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 60 of 79
FF 654 A
Theory Course Syllabus
EC42105: VLSI DESIGN
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I: MOSFET SPICE Modeling (8 Hrs)
A. Modeling of semiconductor devices, Small signal model for MOS transistor, Modeling of
secondary & short channel effects, sub threshold modeling, understanding role of parameters
in model, MOSFET scaling.
B.. Industry standard models like PSP, Bsim
Unit II: Analog CMOS sub-circuits (8 Hrs)
A. MOS Switch, Charge feed through error, MOS diode, Current Sink and Sources, Basic
current mirror, Output impedances: Basic current mirror, Source degenerated current mirror,
Cascode current mirror. Designing of cascode current mirror for high swing with and without
channel length modulation effect Aspect ratio error, Reduction of the aspect ratio error
Current and voltage references.
B. Design of a Bandgap voltage reference.
Unit III: CMOS Amplifiers (8Hrs)
A. CMOS Amplifiers, Inverters, Active load Inverter, Current Source Inverter, Push pull
inverter, Noise analysis of inverter, Differential amplifier, Large Signal analysis,
Calculation of the worst case input common mode range of the N channel input
differential amplifier, Small signal analysis of differential amplifier, Slew rate and noise,
Current source load differential amplifier, Design of a CMOS differential amplifier with a
current mirror as a load.
B. Cascode amplifier.
Unit IV: Advanced combinational blocks and Memory Design (8 Hrs)
A. Adder- Improved Single bit adder, Manchester carry adder, Multipliers- Array multiplier,
Wallace tree multiplier, Booth Multiplier, Shifters-Barrel shifter, logarithmic shifter,
Synchronizers and Arbiters. CMOS Memories-classification of memories, Memory
architecture, read only memories, Design of ROM with NAND and NOR based ROM;
RAM: 6T SRAM, Design issues in SRAM, 3T and 1T DRAM.
B. Carry Save adder, Carry Select adder, Parity generator, Comparator.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 61 of 79
Unit V: Fabrication and Layout (8 Hrs)
A. Basic CMOS fabrication flow, Design of process flow and optimization of Mask.Self
aligned CMOS process, N well, Twin tub, Stick diagram, Design rules, Layout of CMOS
Inverter, LVS.
B. P well, Layout of combinational circuits.
Text Books
1.“Digital Integrated Circuits: A Design Perspective”, J. Rabaey, Prentice Hall India.
2.“CMOS analog circuit Design”, P.E. Allen and D.r. Holberg, second Edition, Oxford.
3.“VLSI Technology”, S.M.Sze, , TMH.
Reference Books
1.“Principles of CMOS VLSI Design”, N. Weste and K. Eshranghian, Addison Wesley.
2.“CMOS”, RJ Baker, Wiley IEEE Press, 2004.
Course Outcomes:
The Students will be able to –
1. Describe the operation and I-V characteristics of MOSFET.
2. Design the MOS based circuits like CMOS, Pseudo NMOS inverter.
3. Analyze the performance of basic building block of OTA.
4. Evaluate the performance of carry save adder, Manchester carry adders, carry select
adder.
5. Draw the layout of MOS based circuit.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 62 of 79
FF No. : 654 B
Laboratory Course Syllabus EC42302: VLSI DESIGN
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practical
1. I-V characteristics of MOS using SPICE
2. To simulate MOS as a switch
3. To simulate Current mirror
4. To simulate Differential Amplifier
5. To simulate Adder.
6. To simulate Latch.
7. To draw the layout of CMOS inverter.
8. To draw the layout of two input logic gate.
9. Course project based on Spice and/or Layout tool
Text Books
1. “Digital Integrated Circuits: A Design Perspective”, J. Rabaey, Prentice Hall India.
2. “CMOS analog circuit Design”, P.E. Allen and D.r. Holberg, second Edition, Oxford.
3. “VLSI Technology”, S.M.Sze, , TMH.
Reference Books
1. “Principles of CMOS VLSI Design”, N. Weste and K. Eshranghian,
Addison
Wesley.
2. “CMOS”, RJ Baker, Wiley IEEE Press, 2004.
Course Outcomes:
The Student will be able to-
1. Write SPICE netlist for analog and digital circuits.
2. Simulate the spice code for MOS based analog and digital circuits.
3. Draw the layout for MOS based circuit in editor.
4. Back annotate the drawn layout and simulate.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 63 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Teaching Scheme: - Theory 3 Hrs/Week
Unit I (8 Hrs)
Digital Image Fundamentals and Image Enhancement
A) Elements of visual perception, Image sampling & Quantization ,Basic grey level
transformations, histogram processing, enhancement using arithmetic and logic operators,
spatial filtering – smoothing and sharpening filters, Median Filter
B) Colour fundamentals, colour models, pseudo colour
Unit II (6 Hrs)
Morphological Image Processing
A) Neighbourhood concepts, adjacency and distance measures, dilation & erosion, opening &
closing operations, basic morphological operations such as region filling, thinning,
thickening, skeletons, pruning for binary images.
B) Morphological operations for gray scale images
Unit III (8 Hrs)
Image Segmentation
A) Detection of discontinuities, edge linking and boundary detection, thresholding, Region
based segmentation, use of watersheds, image representation- chain codes, boundary
descriptors & regional descriptors
B) Other segmentation techniques
Unit IV (10 Hrs)
Image Transforms
A) Coding, inter pixel and image redundancy , 2-D Discrete Fourier Transform and
frequency domain filters ,Discrete Cosine Transform – its application in Baseline JPEG ,
Walsh Hadamard Transform, Fast Walsh Transform, Introduction to Gabor Transform.
B) Hough Transform
Unit V (8 Hrs)
Wavelet Transform in image processing
A) Sub band coding ,Haar Transform – it’s application as a Wavelet, multi resolution
expansions, Wavelet Transform in one dimensions; Wavelet transforms in two dimensions.
B) Fast Wavelet Transform , Other Applications of Wavelet in image processing
Text Books
1. Digital Image Processing, Gonzalez, Woods, PHI , 2nd edition
EC42106 : DIGITAL IMAGE PROCESSING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 64 of 79
2. Digital Image Processing, Pratt W.K., John Wiley, 2001
Reference Books
1. Fundamentals of Digital Image Processing, Jain A.K., PHI, 1997
2. Image Processing , Analysis & Machine Vision, Milan Sonka, Thomson Publication
3.Insight into wavelets - From theory to practice ,K.D.Soman and K.I.Ramchandran, PHI
,2005, Second Edition.
Course Outcomes:
The Student will be able to-
1. Explain image model.
2. Perform spatial filtering on image.
3. Analyze image using morphological techniques.
4. Apply segmentation techniques to divide image into parts.
5. Use various image transforms to analyze and modify image.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 65 of 79
FF No. : 654 B
Laboratory Course Syllabus
EC42303 : DIGITAL IMAGE PROCESSING
Credits: 01 Teaching Scheme: - Laboratory 2 Hrs/Week
List of Practical
1. Conversion of 24 bit color image to 8 bit , 4 bit, 1 bit image
2. Image negation, power Law correction
3. Histogram mapping &equalisation, stretching
4. Image smoothing , sharpening
5. Edge detection – use of Sobel, Prewitt and Roberts operators
6. Morphological operations on binary images
7. DCT/IDCT computation
8. Transform application assignment.
Text Books
1. Digital Image Processing, Gonzalez, Woods, PHI , 2nd edition
2. Digital Image Processing, Pratt W.K., John Wiley, 2001
Reference Books
1. Fundamentals of Digital Image Processing, Jain A.K., PHI, 1997
2. Image Processing, Analysis & Machine Vision, Milan Sonka, Thomson
Publication .
Course Outcomes:
The Student will be able to-
1. Perform point operations and filtering in spatial domain.
2. Apply various morphology techniques on an image.
3. Segment image into regions.
4. Use various image transforms on an image.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 66 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I
(8 Hrs)
Basics of Television
A) Scanning process, Composite Video Signal, Horizontal Blank and Sync standard,
Vertical Blank and Sync standard, Vestigial Sideband Transmission, TV Channels
and Bands, CCIR-B standards, Negative modulation, Inter-carrier Sound System.
B) Construction & working principle of CCD camera, software defined radio.
(Self Study Part of Individual Unit)
Unit II
TV Transmission and Reception (8 Hrs)
A) High Level modulated TV Transmitter , IF modulated TV Transmitter, Transmitting
Antenna, Receiving Yagi Antenna, Block Diagram of Monochrome TV Receiver,
Pattern Generator, Wobbuloscope .
B) Basic satellite theory ( Transponder), Cathode Ray Tube of CRO.
Unit III (9+1 Hrs)
Color TV Systems (8 Hrs)
A) Color fundamentals, Mixing of colors, Color perception, Color Characteristics,
Chromaticity diagram, Color TV camera, Frequency Interleaving Principle,
Color Bandwidth, Chroma Signal Generation, Color Burst, Simple PAL & PAL-D
System, PAL Encoder, PAL Decoder, CTV Receiver Block Diagram, Monochrome
and Color Picture Tubes, PAL,NTSC,, SECAM systems.
B) Chromaticity diagram, SAW, Ceramic & Comb filters.
Unit IV (8 Hrs)
Digital Television
EC42112: AUDIO VIDEO ENGINEERING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 67 of 79
A) Merits of DTV, Digitization formats, Source Coding : Compression of Video Signal
(JPEG&MPEG), Scrambling and Conditional Access, Channel Coding, Modulation
by Digital Signal, Reception of Digital TV Signal, Digital TV Receiver block
diagram, LCD and Plasma Displays, Types of digital TV ( SDTV, EDTV, HDTV),
DTH system.
B) Closed Circuit Television (CCTV), Cable Television (CATV), TV connectors.
Unit V (8 Hrs)
Recording And Reproduction
A) A. Principle of MPEG Audio compression, MPEG audio layer III ( MPIII format),
MPEG-1 audio encoder & decoder, Methods of Recording and Reproduction :
Magnetic Recording, Optical Recording, CD/DVD/MP3 Player, Digital Satellite
Radio.
B) Construction & working principle of camcorder, Video cassette recorder
Text Books
1. R.R.Gulathi, “Monochrome &color television”, New Age International.
2. Herve Benoit, “Digital Television”, Focal Press.
Reference Books
1. Bernard Grobb& Charles E., “Basic TV and Video Systems”, McGraw Hill.
2. Ranjan Parekh, “ Principles of multimedia”, Tata Mc-GrawHill
3. R.G. Gupta, “Audio Video Systems”, Technical Education.
Course Outcomes:
The student will be able to -
1. Use CCIR standards regarding composite video signals and scanning process.
2. Develop block diagram of TV transmitter and receiver.
3. Comprehend color theory and color based standards such as PAL .
4. Appreciate digitization of TV signal, compression standards and digital television
types
5. Study recording techniques and reproduction of audio video signals.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 68 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - Laboratory 2 Hr/Week
List of practicals
1. Study of Pattern Generator
2. Study of Wobbuloscope
3. Tracing of block schematic of color TV
4. Voltage & waveform analysis of color TV
5. Direct to Home (DTH)
6. Visit to Doordarshan Studio, Pune
7. Visit to Sinhgad TV Transmitter
8. Digital TV (DTV)
9. Digital Satellite Radio (DSR)
10. DVD Player
11. High Definition TV
12. Compression Technique.
Note: From this list, any 10 experiments will be carried out.
Course Outcomes:
The student will be able to-
1. Analyze TV transmitter & receiver.
2. Describe DTH and DSR signal reception.
3. Explain recording techniques and playback of audio-video signals.
FF No. : 654 A
EC42304: AUDIO VIDEO ENGINEERING
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 69 of 79
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I
(8+1 Hrs)
3 Phase AC/DC Converters
A. Operation and Analysis of 3 phase Semi/ Full Converter with R and R-L load, Effect of
Source Impedance(Ls) on Single phase converter, Single phase and Three Phase Dual
Converters (Ideal and Practical), Control schemes for non circulating type dual converter,
Analysis of circulating current type dual converter.
B. Calculation of converter output with Ls, Microprocessor based firing scheme for
dualConverter converter.
Unit II
(8+1 Hrs)
3 Phase Inverters
A. 3 Phase Transistorized Voltage Source Inverter(VSI)- 120° and 180° mode of operation
and analysis, PWM Inverters- Techniques and comparison, Voltage Control and Harmonic
Reduction in inverters, Introduction to Current Source Inverter.
B. Space Vector Modulation, Multilevel inverters
Unit III (8+1 Hrs)
PF Improvement and Instrumentation
A. Series and Parallel Operation of Power Devices- String Efficiency, Derating, Triggering
requirements, Need of equalizing Network.
Power Factor Improvement Techniques-PAC, Forced Commutation (SAC, EAC), Sequence
Control of Series Connected Converters.
Sensing and measurement of Sinusoidal and non-sinusoidal Voltage and Current, Speed,
Power Factor etc.
B. Protection and Cooling of power switching devices
Unit IV (8+1 Hrs)
DC Motor Drives
A. Motor Performance Parameters, 1phase and 3phase converter drives for separately-excited
and series DC motors for continuous and discontinuous operation, Braking techniques for DC
and AC (IM) motors.
B. Suitability/ Selection of a drive based on process requirements (Matching of load, Motor,
and converter), Brushless dc motor and drive.
EC42113: ADVANCED POWER ELECTRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 70 of 79
Unit V (8+1 Hrs)
AC Motor Drives and Power Quality
A. Motor Performance, Speed Control techniques of 1ph/3ph Induction Motor (Stator
Voltage, Frequency, V/F, Rotor resistance), Protection Circuit for AC/DC Motor drives-
Over/Under voltage and current, Phase failure, Field failure, soft start-stop, Effect of non-
sinusoidal supply on motor performance.
Power Quality-Types of Power line disturbances, Sources and Measurement of power line
disturbances, Preventive Techniques.
B. Slip Power Recovery control of Induction motors, Energy Audit
Text Books
2. M D Singh &Khanchandani,“Power Electronics”, Tata McGraw Hill, IInd edition
3. M. H. Rashid, “Power Electronics”, 3 edition, Pearson Education, 2004
Reference Books
1. Mohan, Undeland& Robbins, “Power Electronics”, 3 edition, John Wiley, 2003
2. Dubey, Doralda, Joshi &Sinha, “Thyristorised Power Controllers”, New Age
International, 1986
3. P. C. Sen, “Thyristor DC Drives“, John Wiley, 1981
4. B. K. Bose, “Modern Power Electronics & AC Drives”, Pearson Education, 2002
Course Outcomes:
The student will be able to-
1. Analyze three phase AC-DC power converters in terms of performance
parameters.
2. Analyze three phase DC-AC power converter in terms of performance parameters.
3. Describe series/ parallel connection of power devices and analyze power factor in
AC/DC converters
4. Describe the role of converters in speed control of AC/DC motors.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 71 of 79
FF No. : 654 B
Laboratory Course Syllabus
Credits: 01 Teaching Scheme: - - Laboratory 2 Hr/Week
List of Practicals
1. Study of 3 Φ VSI (180º or 120º)
2. Study of Chopper fed / Converter fed DC Drive.
3. Study of Stator Voltage Control of IM Drive
4. Power factor improvement technique (SAC or EAC or PWM)
5. Study of VVVF 3 phase IM Drive.
6. Sensing and Protection circuits for AC and DC Drives
7. Sensing and Protection circuits for AC and DC Drives
8. Simulations of 3 phase LCC (HCB or FCB or dual Converter).
9. Simulation of 3 phase VSI (180º or 120º) / Simulation of DC/AC drive.
Text Books
1 M D Singh &Khanchandani,“Power Electronics”, Tata McGraw Hill, IInd edition
2 M. H. Rashid, “Power Electronics”, 3 edition, Pearson Education, 2004
Reference Books
1 Mohan, Undeland& Robbins, “Power Electronics”, 3 edition, John Wiley, 2003
2 Dubey, Doralda, Joshi &Sinha, “Thyristorised Power Controllers”, New Age
International, 1986
3 P. C. Sen, “Thyristor DC Drives“, John Wiley, 1981
4 B. K. Bose, “Modern Power Electronics & AC Drives”, Pearson Education, 2002
Course Outcomes:
The student will be able to-
1. Apply suitable power converter for speed control of motors.
2. Evaluate the performance of converters and correlate the results with theoretical
values.
3. Demonstrate the importance of power factor in AC/DC converters.
EC42305 : ADVANCED POWER ELECTRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 72 of 79
FF No. : 654 A
Theory Course Syllabus
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Unit I (9+1 Hrs)
Introduction to Biomedical System
A. Introduction to Biomedical System, Man Machine Interface, Bio-electric Signals, Types of
Electrodes, Electrodes for ECG, EMG, EEG,Cardiovascular System, Heart Anatomy, ECG
Amplifiers, ECG Machine. Electrocardiography.
B. Transducers and sensors related to biomedical measurements, Fiber Optic sensor for temp.
Unit II (9+1 Hrs)
Cardiography
A. Heart Rate, Heart Sound, Blood pressure and Blood Flow Measurements.
Phonocardiography, Echocardiography, Vector Cardiography,Stress Testing System, Beside
Monitors, Central Monitoring System, Pacemakers, Defibrillators.
B. Grounding and Shielding, Patient Safety.
Unit III (7+1 Hrs)
Laboratory Equipments
A. Basic working principle use calibration and maintenance of - Colorimeter,
Spectrophotometer, Flame photometer, PH/Blood Gas Analyzer, Pulse Oximeter,
Hemodialysis, Blood Cell Counter.
B. Autoanlyzer
Unit IV (8+1 Hrs)
Nervous System
A. Nervous system Anatomy, Human Brain Recording of EEG Signal, EEG Amplifier,
Electroencephalography, Electromyography.
B. Analysis of Diseases using EEG and EMG signals.
EC 42114 : BIOMEDICAL ELECTRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 73 of 79
Unit V (7+1 Hrs)
Radiology equipments
A. Diagnostic Medical instruments: X – ray, CT scan, MRI, Ultrasonic Doppler Machine,
Lasers in Medicine.
B. Use of Laser in Vision Correction, Dermatological.
Text Books
1. Cromwell, “Biomedical Instrumentation and Measurement”, PHI.
2. Carr and Brown, “Biomedical Instrumentation”.
Reference Books
1. R. S. Khandpur, “handbook Biomedical Instrumentation”, by Tata MaGraw Hill
2. Webster, “Application and Design of Medical Instruments".
Course Outcomes:
The Student will be able to-
1. Specify methods for interfacing sensors to electronic systems in biomedical
applications.
2. Characterize various bioelectrical signals.
3. Design biomedical instruments such as ECG, EEG, EMG, BP, Lab devices.
4. Measure various physiological parameters.
5. Observe the safety issues involved in bioelectrical measurement and medical
instrumentation
6. Describe different types of imaging instrumentation and their applications.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 74 of 79
FF No. : 654 B
Laboratory Course Syllabus
EC42306 : BIOMEDICAL ELECTROINCS
Credits: 01 Teaching Scheme: - Laboratory 2 Hr/Week
List of Practicals:
1. Recording and interpretation of ECG.
2. To Study Phonocardiography
3. To measure Blood Pressure using Sphygmomanometer.
4. Study of defibrillators
5. Study of EEG/EMG Machine.
6. Study of Bedside Monitor (ICU Monitor).
7. Study of Clinical Lab Instrumentation - COLORIMETER.
List of mini projects:
1. To design a Clinical Thermometer.
2. To design and record/monitor heart sounds using Electronic Stethoscope
3. To design Heart rate Meter.
Course Outcomes:
The Students will be able to
1. Record biomedical signals.
2. Interpret biomedical signals.
3. Design biomedical instruments such as Electronic thermometer, heart rate meter and
electronic stethoscope.
Text Books
1. Cromwell, “Biomedical Instrumentation and Measurement”, PHI.
2. Carr and Brown, “Biomedical Instrumentation”.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 75 of 79
FF No. : 654 A
Credits: 03 Teaching Scheme: - Theory 3 Hrs/Week
Prerequisites: Nil
Objectives:
To study sensors, actuators, PLCs and signal conditioning
Unit 1:
Introduction to Mechatronics ( 8 Hrs)
A. Scope & importance of Mechatronics with respect to interdisciplinary approach. Role of
Electronics in Mechatronics application: Elevator, Mathematical Modeling of Physical
Systems: Mechanical-Linear and Rotational, Electrical, Thermal. Static and Dynamic
characteristics of sensors and systems.
B. Mathematical Modeling of Electromechanical and Fluid systems.
Unit 2:
Sensors ( 8 Hrs)
A. Temperature sensors: Thermocouple, RTD, Thermistor and IC sensors. Pressure Sensors,
Strain Gauge; Resistive, Capacitive and Inductive sensors, Linear and Rotary encoders,
Proximity sensors.
B. Eddy Current Sensors and Flow sensors.
Unit 3:
Signal Conditioning (8 Hrs)
A. Need of signal conditioning, AC Bridges, Fundamentals of Op Amp. Open loop and
closed loop configurations of Op Amp: Comparator, Schmitt Trigger, Inverting and Non
inverting Amplifier, Differential Amplifier, Instrumentation Amplifier, Integrator,
Differentiator. Sensor interfacing with Op Amp configurations, ADC, DAC.
B. SAR and Dual slope integrating types of ADC, R-2R and Weighted Resistor type of
DACs.
Unit 4:
Actuators (8 Hrs)
A. Introduction to Pneumatic and Hydraulic systems, Mechanical Linear and Rotary
actuators, Direction Control Valves, Process Control Valves, Logic circuits using DCVs
and linear actuators, Cylinder sequencing, Relay and solenoids.
EC 42130 : MECHATRONICS
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 76 of 79
B. Gears and gear systems, chains, pulleys, Types of Double acting cylinders.
Unit 5: (8 Hrs)
PLC and Data Acquisition
A. Introduction to PLC, Basic Architecture, I/O processing, PLC programming with timers
and counters, interfacing of sensors and actuators to PLC. Elements of Data Acquisition,
Types of DAS and selection criteria for key components in DAS.
B. Analog signal processing using PLC.
Text Books:
1. W. Boltan, ‘Mechatronics’. Pearson education, 3rd Edition.
2. A. K Sawhney, ‘Electrical, Electronic Measurement and Instrumentation’, Dhanpat Rai
and Co. 7th Edition.
Reference Books:
1. Rangan, Mani and Sarma, ‘Instrumentation Devices & Systems’, Tata McGraw Hill, 2nd
Edition.
2. Devdas Shetty, ‘Mechatronics Systems Design’ Thomson publication.
3. Frank Petruzella, ‘Programmable Logic Controller’, Tata McGraw Hill, 3rd Edition.
Course Outcomes
Students will be able to,
1. Model and analyze electrical and mechanical systems.
2. Detect and analyze physical parameters using various sensors.
3. Apply the concepts of analog and digital electronics to aid in the design and analysis of
signal conditioning circuits.
4. Identify, describe constructional details of pneumatic, hydraulic components, and
develop actuator based circuits.
5. Describe functioning of PLC and develop, edit, analyze and debug PLC programs.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 77 of 79
FF No. : 654B
Credits: 1 Teaching Scheme: - Laboratory 2 Hrs/Week
Objectives:
• To study sensors and its characteristics.
• To design signal conditioning circuits for sensors.
• To study PLC and its applications.
List of practicals:
1. Study of temperature sensors.
2. Signal conditioning of temperature sensor.
3. Study of encoders.
4. Speed controller of AC/DC motors.
5. Simulation of hydraulic and pneumatic circuits.
6. Implementation of relay logic.
7. Study of pneumatic components.
8. Temperature control of oven using PID controller.
9. Study of PLC.
10. Application of PLC.
Two industrial visits.
Course Outcomes
Students will be able to,
1. Analyze the response of first and second order systems.
2. Design and implement signal conditioning circuits for speed and temperature
sensors.
3. Design and Simulate actuator based circuits.
4. Develop and implement real time applications using PLC.
EC42315 :MECHATRONICS
Text Books
1. W. Boltan, ‘Mechatronics’. Pearson education, 3rd edition.
2. Devdas Shetty, ‘Mechatronics Systems Design’ Thomson publication.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 78 of 79
FF No. 654 D
Project Course Syllabus
EC47301: Major Project II
Credits:4 Teaching Scheme: 8 Hours / Week
Guidelines:
1. Group should maintain a logbook of activities throughout the project stages.
2. Regular discussions should be carried out with project guide.
3. Both the review reports for this stage should be submitted in the prescribed format
after approval from the guide.
4. A report on the work done in Stage-2 in prescribed format should be submitted at the
time of stage II evaluation.
Course Outcomes:
The student will be able to-
1. Design solution for identified problem using fundamental knowledge of engineering.
2. Select and apply appropriate techniques and modern engineering tools.
3. Perform feasibility assessment in terms of ergonomics, cost and asthetics.
Vishwakarma Institute of Technology Issue 05 : Rev No. 1 : Dt. 30/03/15
Structure and syllabus of Final Year B.Tech. Electronics Engineering. Pattern F11 revised, A.Y. 2016-17 Page 79 of 79
FF No. 654 D
Project Course Syllabus
EC47302: Major Project III
Credits: 6 Teaching Scheme: 12 Hours / Week
Guidelines:
1. Students should participate in various activities like project competitions, paper
presentations, publications, Intellectual property - patent registration or other suitable
activities suggested by guide.
2. Both the review reports for this stage should be submitted in the prescribed format
only after approval from the guide.
3. Final project report must be submitted in the prescribed format at the time of stage-III
evaluation.
Course Outcomes:
The student will be able to-
1. Analyze and interpret the data to arrive to valid conclusion.
2. Communicate effectively on an identified problem and solution.
3. Study the impact of engineering solution in societal and environmental context.
4. Comprehend and write effective report.