CLK 1D 1Q 2D 2Q 3D 3Q 4D 4Q 5D 5Q 6D 6Q 7D 7Q 8D 8Q CLR 1D R C1 1D R C1 1D R C1 1D R C1 1D R C1 1D R C1 1D R C1 1D R C1 3 4 7 8 13 14 17 18 2 5 6 9 12 15 16 19 11 1 Product Folder Sample & Buy Technical Documents Tools & Software Support & Community SN74LV273A SCLS399K – APRIL 1998 – REVISED DECEMBER 2014 SN74LV273A Octal D-Type Flip-Flops With Clear 1 Features 2 Applications 1• 2-V to 5.5-V V CC Operation • Power Sub-station Controls • Max t pd of 10.5 ns at 5 V • I/O Modules; Analog PLC/DCS Inputs • Typical V OLP (Output Ground Bounce) • Human Machine Interfaces (HMI) < 0.8 V at V CC = 3.3 V, T A = 25°C • Flow Meters • Typical V OHV (Output V OH Undershoot) • Patient Monitoring > 2.3 V at V CC = 3.3 V, T A = 25°C • Test and Measurement Solutions • I off Supports Partial-Power-Down Mode Operation 3 Description • Supports Mixed-Mode Voltage Operation on All Ports The SN74LV273A device is an octal D-type flip-flop designed for 2-V to 5.5-V V CC operation. • Latch-Up Performance Exceeds 250 mA Per JESD 17 Device Information (1) • ESD Protection Exceeds JESD 22 PART NUMBER PACKAGE BODY SIZE (NOM) – 3000-V Human-Body Model VQFN (20) 4.50 x 3.50 mm – 200-V Machine Model SSOP (20) 7.50 x 5.30 mm – 2000-V Charged-Device Model SN74LV273A TSSOP (20) 6.50 x 4.40 mm TVSOP (20) 5.00 x 4.40 mm SOIC (20) 12.80 x 7.50 mm (1) For all available packages, see the orderable addendum at the end of the data sheet. 4 Simplified Schematic 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
CLK
1D
1Q
2D
2Q
3D
3Q
4D
4Q
5D
5Q
6D
6Q
7D
7Q
8D
8Q
CLR
1D
R
C1
1D
R
C1
1D
R
C1
1D
R
C1
1D
R
C1
1D
R
C1
1D
R
C1
1D
R
C1
3 4 7 8 13 14 17 18
2 5 6 9 12 15 16 19
11
1
Product
Folder
Sample &Buy
Technical
Documents
Tools &
Software
Support &Community
SN74LV273ASCLS399K –APRIL 1998–REVISED DECEMBER 2014
SN74LV273A Octal D-Type Flip-Flops With Clear1 Features 2 Applications1• 2-V to 5.5-V VCC Operation • Power Sub-station Controls• Max tpd of 10.5 ns at 5 V • I/O Modules; Analog PLC/DCS Inputs• Typical VOLP (Output Ground Bounce) • Human Machine Interfaces (HMI)
< 0.8 V at VCC = 3.3 V, TA = 25°C • Flow Meters• Typical VOHV (Output VOH Undershoot) • Patient Monitoring
> 2.3 V at VCC = 3.3 V, TA = 25°C • Test and Measurement Solutions• Ioff Supports Partial-Power-Down Mode Operation
3 Description• Supports Mixed-Mode Voltage Operationon All Ports The SN74LV273A device is an octal D-type flip-flop
designed for 2-V to 5.5-V VCC operation.• Latch-Up Performance Exceeds 250 mAPer JESD 17
PART NUMBER PACKAGE BODY SIZE (NOM)– 3000-V Human-Body Model
VQFN (20) 4.50 x 3.50 mm– 200-V Machine Model SSOP (20) 7.50 x 5.30 mm– 2000-V Charged-Device Model SN74LV273A TSSOP (20) 6.50 x 4.40 mm
TVSOP (20) 5.00 x 4.40 mmSOIC (20) 12.80 x 7.50 mm
(1) For all available packages, see the orderable addendum atthe end of the data sheet.
4 Simplified Schematic
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,intellectual property matters and other important disclaimers. PRODUCTION DATA.
SN74LV273ASCLS399K –APRIL 1998–REVISED DECEMBER 2014 www.ti.com
Table of Contents7.14 Typical Characteristics ............................................ 91 Features .................................................................. 1
Changes from Revision J (April 2005) to Revision K Page
• Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementationsection, Power Supply Recommendations section, Layout section, Device and Documentation Support section, andMechanical, Packaging, and Orderable Information section. ................................................................................................. 1
• Deleted Ordering Information table. ....................................................................................................................................... 1• Changed MAX operating temperature to 125°C in Recommended Operating Conditions table. ......................................... 6
SN74LV273Awww.ti.com SCLS399K –APRIL 1998–REVISED DECEMBER 2014
6 Pin Configurations and Functions
Pin FunctionsPIN
TYPE DESCRIPTIONNO. NAME1 CLR I Clear Pin2 1Q O 1Q Output3 1D I 1D Input4 2D I 2D Input5 2Q O 2Q Output6 3Q O 3Q Output7 3D I 3D Input8 4D I 4D Input9 4Q O 4Q Output10 GND — Ground Pin11 CLK I Clock Pin12 5Q O 5Q Output13 5D I 5D Input14 6D I 6D Input15 6Q O 6Q Output16 7Q O 7Q Output17 7D I 7D Input18 8D I 8D Input19 8Q O 8Q Output20 VCC — Power Pin
SN74LV273Awww.ti.com SCLS399K –APRIL 1998–REVISED DECEMBER 2014
7 Specifications
7.1 Absolute Maximum Ratings (1)
over operating free-air temperature range (unless otherwise noted)MIN MAX UNIT
VCC Supply voltage range –0.5 7 VVI Input voltage range (2) –0.5 7 VVO Voltage range applied to any output in the high-impedance or power-off state (2) –0.5 7 VVO Output voltage range (2) (3) –0.5 VCC + 0.5 VIIK Input clamp current VI < 0 –20 mAIOK Output clamp current VO < 0 –50 mAIO Continuous output current VO = 0 to VCC ±25 mA
Continuous current through VCC or GND ±50 mATstg Storage temperature range –65 150 °C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratingsonly, and functional operation of the device at these or any other conditions beyond those indicated under Recommended OperatingConditions() is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.(3) This value is limited to 5.5 V maximum.
7.2 ESD RatingsVALUE UNIT
Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) 3000Charged device model (CDM), per JEDEC specification JESD22-C101,V(ESD) Electrostatic discharge 2000 Vall pins (2)
Machine Model (MM) 200
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
SN74LV273ASCLS399K –APRIL 1998–REVISED DECEMBER 2014 www.ti.com
7.3 Recommended Operating Conditions (1)
MIN MAX UNITVCC Supply voltage 2 5.5 V
VCC = 2 V 1.5VCC = 2.3 V to 2.7 V VCC × 0.7
VIH High-level input voltage VVCC = 3 V to 3.6 V VCC × 0.7VCC = 4.5 V to 5.5 V VCC × 0.7VCC = 2 V 0.5VCC = 2.3 V to 2.7 V VCC × 0.3
VIL Low-level input voltage VVCC = 3 V to 3.6 V VCC × 0.3VCC = 4.5 V to 5.5 V VCC × 0.3
VI Input voltage 0 5.5 VVO Output voltage 0 VCC V
VCC = 2 V –50 µAVCC = 2.3 V to 2.7 V –2
IOH High-level output currentVCC = 3 V to 3.6 V –6 mAVCC = 4.5 V to 5.5 V –12VCC = 2 V 50 µAVCC = 2.3 V to 2.7 V 2
IOL Low-level output currentVCC = 3 V to 3.6 V 6 mAVCC = 4.5 V to 5.5 V 12VCC = 2.3 V to 2.7 V 200
Δt/Δv Input transition rise or fall rate VCC = 3 V to 3.6 V 100 ns/VVCC = 4.5 V to 5.5 V 20
TA Operating free-air temperature –40 125 °C
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,Implications of Slow or Floating CMOS Inputs (SCBA004).
SN74LV273Awww.ti.com SCLS399K –APRIL 1998–REVISED DECEMBER 2014
7.5 Electrical Characteristicsover recommended operating free-air temperature range (unless otherwise noted)
TA = 25°C –40°C to 85°C –40°C to 125°CPARAMETER TEST CONDITIONS VCC UNIT
MIN TYP MAX MIN MAX MIN MAX2 V to VCC – VCC – VCC –IOH = –50 µA 5.5 V 0.1 0.1 0.1
IOH = –2 mA 2.3 V 2 2 2VOH VIOH = –6 mA 3 V 2.48 2.48 2.48IOH = –12 mA 4.5 V 3.8 3.8 3.8
2 V toIOL = –50 µA 0.1 0.1 0.15.5 VIOL = –2 mA 2.3 V 0.4 0.4 0.4VOL VIOL = –6 mA 3 V 0.44 0.44 0.44IOL = –12 mA 4.5 V 0.55 0.55 0.55
0 toII VI = 5.5 V or GND ±1 ±1 ±1 µA5.5 VICC VI = VCC or GND, IO = 0 5.5 V 20 20 20 µAIoff VI or VO = 0 to 5.5 V 0 V 5 5 5 µACi VI = VCC or GND 3.3 V 2 pF
7.6 Timing Requirements, VCC = 2.5 V ± 0.2 Vover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
TA = 25°C –40°C to 85°C –40°C to 125°CUNIT
MIN MAX MIN MAX MIN MAXCLR low 6.5 7 7.5
tw Pulse duration nsCLK high or low 7 8.5 9Data 8.5 10.5 12
tsu Setup time, data before CLK↑ nsCLR inactive 4 4 4.5
th Hold time, data after CLK↑ 0.5 1 2.5 ns
7.7 Timing Requirements, VCC = 3.3 V ± 0.3 Vover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
TA = 25°C –40°C to 85°C –40°C to 125°CUNIT
MIN MAX MIN MAX MIN MAXCLR low 5 6 6.5
tw Pulse duration nsCLK high or low 5 6.5 7Data 5.5 6.5 8
tsu Setup time, data before CLK↑ nsCLR inactive 2.5 2.5 3
th Hold time, data after CLK↑ 1 1 2.5 ns
7.8 Timing Requirements, VCC = 5 V ± 0.5 Vover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
TA = 25°C –40°C to 85°C –40°C to 125°CUNIT
MIN MAX MIN MAX MIN MAXCLR low 5 5 5.5
tw Pulse duration nsCLK high or low 5 5 5.5Data 4.5 4.5 6
tsu Setup time, data before CLK↑ nsCLR inactive 2 2 2.5
(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
7.10 Switching Characteristics, VCC = 3.3 V ± 0.3 Vover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
TA = 25°C –40°C to 85°C –40°C to 125°CFROM TO LOADPARAMETER UNIT(INPUT) (OUTPUT) CAPACITANCE MIN TYP MAX MIN MAX MIN MAXCL = 15 pF 75 (1) 140 (1) 65 65
(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.
7.11 Switching Characteristics, VCC = 5 V ± 0.5 Vover recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)
TA = 25°C –40°C to 85°C –40°C to 125°CFROM TO LOADPARAMETER UNIT(INPUT) (OUTPUT) CAPACITANCE MIN TYP MAX MIN MAX MIN MAXCL = 15 pF 120 (1) 20 (1)5 100 100
SN74LV273ASCLS399K –APRIL 1998–REVISED DECEMBER 2014 www.ti.com
8 Parameter Measurement Information
A. CL includes probe and jig capacitance.B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output
control.Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the outputcontrol.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr ≤ 3 ns,tf ≤ 3 ns.
D. The outputs are measured one at a time, with one input transition per measurement.E. tPLZ and tPHZ are the same as tdis.F. tPZL and tPZH are the same as ten.G. tPHL and tPLH are the same as tpd.H. All parameters and waveforms are not applicable to all devices.
SN74LV273Awww.ti.com SCLS399K –APRIL 1998–REVISED DECEMBER 2014
9 Detailed Description
9.1 OverviewThe SN74LV273A device is an octal D-type flip-flop designed for 2-V to 5.5-V VCC operation.
This device is a positive-edge-triggered flip-flop with direct clear (CLR) input. Information at the data (D) inputsmeeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clockpulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of thepositive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effectat the output.
The SN74LV273A device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disablesthe outputs, preventing damaging current backflow through the devices when they are powered down.
9.2 Functional Block Diagram
Figure 4. Logic Diagram (Positive Logic)
9.3 Feature Description• Wide operating voltage range
– Operates from 2 V to 5.5 V• Allows down-voltage translation
SN74LV273ASCLS399K –APRIL 1998–REVISED DECEMBER 2014 www.ti.com
10 Application and Implementation
NOTEInformation in the following applications sections is not part of the TI componentspecification, and TI does not warrant its accuracy or completeness. TI’s customers areresponsible for determining suitability of components for their purposes. Customers shouldvalidate and test their design implementation to confirm system functionality.
10.1 Application InformationThe SN74LV273A is a low-drive CMOS device that can be used for a multitude of bus interface type applicationswhere the data needs to be retained or latched. The low drive and slow edge rates will minimize overshoot andundershoot on the outputs. The inputs are tolerant to 5.5 V at any valid VCC. This feature makes it Ideal fortranslating down to the VCC level. Figure 6 shows the reduction in ringing compared to higher drive parts such asAC.
10.2 Typical Application
Figure 5. Typical Application Schematic
10.2.1 Design RequirementsThis device uses CMOS technology and has balanced output drive. Care should be taken to avoid buscontention because it can drive currents that would exceed maximum limits. The high drive will also create fastedges into light loads, so routing and load conditions should be considered to prevent ringing.
– For rise time and fall time specifications, see Δt/ΔV in the Recommended Operating Conditions (1) table.– For specified High and low levels, see VIH and VIL in the Recommended Operating Conditions (1) table.– Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid VCC.
2. Recommend Output Conditions– Load currents should not exceed 25 mA per output and 50 mA total for the part.– Outputs should not be pulled above VCC
(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,Implications of Slow or Floating CMOS Inputs (SCBA004).
11 Power Supply RecommendationsThe power supply can be any voltage between the MIN and MAX supply voltage rating located in theRecommended Operating Conditions (1) table.
Each VCC pin should have a good bypass capacitor to prevent power disturbance. For devices with a singlesupply, 0.1 μF is recommended. If there are multiple VCC pins, 0.01 μF or 0.022 μF is recommended for eachpower pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μF and1 μF are commonly used in parallel. The bypass capacitor should be installed as close to the power pin aspossible for best results.
SN74LV273ASCLS399K –APRIL 1998–REVISED DECEMBER 2014 www.ti.com
12 Layout
12.1 Layout GuidelinesWhen using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions ofdigital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because theundefined voltages at the outside connections result in undefined operational states.
Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logicdevices must be connected to a high or low bias to prevent them from floating. The logic level that should beapplied to any particular unused input depends on the function of the device. Generally they will be tied to GNDor VCC, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is atransceiver.
12.2 Layout Example
Figure 7. Layout Diagram
13 Device and Documentation Support
13.1 Related LinksThe table below lists quick access links. Categories include technical documents, support and communityresources, tools and software, and quick access to sample or buy.
Table 3. Related LinksTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE & BUY DOCUMENTS SOFTWARE COMMUNITY
SN74LV273A Click here Click here Click here Click here Click here
13.2 TrademarksAll trademarks are the property of their respective owners.
13.3 Electrostatic Discharge CautionThese devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foamduring storage or handling to prevent electrostatic damage to the MOS gates.
13.4 GlossarySLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
14 Mechanical, Packaging, and Orderable InformationThe following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and revision ofthis document. For browser-based versions of this data sheet, refer to the left-hand navigation.
(1) The marketing status values are defined as follows:ACTIVE: Product device recommended for new designs.LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.PREVIEW: Device has been announced but is not in production. Samples may or may not be available.OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availabilityinformation and additional product content details.TBD: The Pb-Free/Green conversion plan has not been defined.Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement thatlead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used betweenthe die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weightin homogeneous material)
(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuationof the previous line and the two combined represent the entire Device Marking for that device.
(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finishvalue exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on informationprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken andcontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
NOTES: 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.5. Reference JEDEC registration MS-013.
120
0.25 C A B
1110
PIN 1 IDAREA
NOTE 4
SEATING PLANE
0.1 C
SEE DETAIL A
DETAIL ATYPICAL
SCALE 1.200
www.ti.com
EXAMPLE BOARD LAYOUT
(9.3)
0.07 MAXALL AROUND
0.07 MINALL AROUND
20X (2)
20X (0.6)
18X (1.27)
(R )TYP
0.05
4220724/A 05/2016
SOIC - 2.65 mm max heightDW0020ASOIC
SYMM
SYMM
LAND PATTERN EXAMPLESCALE:6X
1
10 11
20
NOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
METALSOLDER MASKOPENING
NON SOLDER MASKDEFINED
SOLDER MASK DETAILS
SOLDER MASKOPENING
METAL UNDERSOLDER MASK
SOLDER MASKDEFINED
www.ti.com
EXAMPLE STENCIL DESIGN
(9.3)
18X (1.27)
20X (0.6)
20X (2)
4220724/A 05/2016
SOIC - 2.65 mm max heightDW0020ASOIC
NOTES: (continued) 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 9. Board assembly site may have different recommendations for stencil design.
SYMM
SYMM
1
10 11
20
SOLDER PASTE EXAMPLEBASED ON 0.125 mm THICK STENCIL
SCALE:6X
MECHANICAL DATA
MSSO002E – JANUARY 1995 – REVISED DECEMBER 2001
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
DB (R-PDSO-G**) PLASTIC SMALL-OUTLINE
4040065 /E 12/01
28 PINS SHOWN
Gage Plane
8,207,40
0,550,95
0,25
38
12,90
12,30
28
10,50
24
8,50
Seating Plane
9,907,90
30
10,50
9,90
0,38
5,605,00
15
0,22
14
A
28
1
2016
6,506,50
14
0,05 MIN
5,905,90
DIM
A MAX
A MIN
PINS **
2,00 MAX
6,90
7,50
0,65 M0,15
0°–8°
0,10
0,090,25
NOTES: A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.D. Falls within JEDEC MO-150
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and otherchanges to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latestissue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current andcomplete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of salesupplied at the time of order acknowledgment.TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s termsand conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessaryto support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarilyperformed.TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products andapplications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provideadequate design and operating safeguards.TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, orother intellectual property right relating to any combination, machine, or process in which TI components or services are used. Informationpublished by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty orendorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of thethird party, or a license from TI under the patents or other intellectual property of TI.Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alterationand is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altereddocumentation. Information of third parties may be subject to additional restrictions.Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or servicevoids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.TI is not responsible or liable for any such statements.Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirementsconcerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or supportthat may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards whichanticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might causeharm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the useof any TI components in safety-critical applications.In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is tohelp enable customers to design and create their own end-product solutions that meet applicable functional safety standards andrequirements. Nonetheless, such components are subject to these terms.No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the partieshave executed a special agreement specifically governing such use.Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use inmilitary/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI componentswhich have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal andregulatory requirements in connection with such use.TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use ofnon-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products ApplicationsAudio www.ti.com/audio Automotive and Transportation www.ti.com/automotiveAmplifiers amplifier.ti.com Communications and Telecom www.ti.com/communicationsData Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computersDLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-appsDSP dsp.ti.com Energy and Lighting www.ti.com/energyClocks and Timers www.ti.com/clocks Industrial www.ti.com/industrialInterface interface.ti.com Medical www.ti.com/medicalLogic logic.ti.com Security www.ti.com/securityPower Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defenseMicrocontrollers microcontroller.ti.com Video and Imaging www.ti.com/videoRFID www.ti-rfid.comOMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.comWireless Connectivity www.ti.com/wirelessconnectivity