Top Banner
Programmable timer device 8253/8254 Programmable timer device 8253 1
20

Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Jul 25, 2018

Download

Documents

dinhkiet
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Page 1: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253/8254

Programmable timer device 8253 1

Page 2: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253

• Intel’s programmable counter/timer device(8253) facilitates the generation of accurate timedelays.

• When 8253 is used as timing and delaygeneration peripheral, the microprocessorbecomes free from the tasks related to thecounting process and execute the programs inmemory, while the timer device may perform thecounting tasks.

• This minimizes the software overhead on themicroprocessor.

Programmable timer device 8253 2

Page 3: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Architecture and Signal Descriptions

• The programmable timer device 8253 containsthree independent 16-bit counters, each witha maximum count rate of 2.6 MHz.

• It is thus possible to generate three totallyindependent delays or maintain threeindependent counters simultaneously.

• All the three counters may be independentlycontrolled by programming the three internalcommand word registers

Programmable timer device 8253 3

Page 4: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

• The 8-bit, bidirectional data buffer interfacesinternal circuit of 8253 to microprocessor systemsbus. Data is transmitted or received by the bufferupon the execution of IN or OUT instruction.

• The read/write logic controls the direction of thedata buffer depending upon whether it is a reador a write operation. It may be noted that INinstruction reads data while OUT instructionwrites data to a peripheral.

Programmable timer device 8253 4

Page 5: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Internal Block Diagram

Programmable timer device 8253 5

Page 6: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 6

Page 7: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

• The three counters available in 8253 are independentof each other in operation, but they are identical toeach other in organization. These are all 16-bitpresettable, down counters, able to operate either inBCD or in hexadecimal mode.

• The mode control word register contains theinformation that can be used for writing or reading thecount value into or from the respective count registerusing the OUT and IN instructions.

• The specialty of the 8253 counters is that they can beeasily read on line without disturbing the clock inputto the counter. This facility is called as "on the fly"reading of counters, and is invoked using a modecontrol word.

Programmable timer device 8253 7

Page 8: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

• A0, Al pins are the address input pins and arerequired internally for addressing the modecontrol word registers and the three counterregisters.

• A low on CS line enables the 8253. Nooperation will be performed by 8253 till it isenabled.

Programmable timer device 8253 8

Page 9: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 9

Page 10: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

• A control word register accepts the 8-bitcontrol word written by the microprocessorand stores it for controlling the completeoperation of the specific counter.

• It may be noted that, the control word registercan only be written and cannot be read as it isobvious from Table

Programmable timer device 8253 10

Page 11: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Different Modes

• The 8253 can operate in anyone of the six differentmodes. A control word must be written in therespective control word register by themicroprocessor to initialize each of the counters of8253 to decide its operating mode.

• Each of the counters works independently dependingupon the control word decided by the programmeras per the needs.

• In other words, all the counters can operate inanyone of the modes or they may be even indifferent modes of operation, at a time. The controlword format is presented, along with the definitionof each bit, in Fig. 1.2Programmable timer device 8253 11

Page 12: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Control Word

Programmable timer device 8253 12

Page 13: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 13

Page 14: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 14

Page 15: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 15

Page 16: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 16

Page 17: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 17

Page 18: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 18

Page 19: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 19

Page 20: Programmable timer device 8253/8254 · Architecture and Signal Descriptions •The programmable timer device 8253 contains three independent 16-bit counters, each with a maximum count

Programmable timer device 8253 20