Top Banner
ERICSSOnl Standard Application Features Up to 10-A Output Current 3.3-V Input Voltage Wide-Output Voltage Adjust (0.8 V to 2.5 V) Efficiencies up to 96 % 114 W/in³ Power Density On/Off Inhibit Output Voltage Sense Pre-Bias Startup Margin Up/Down Controls Under-Voltage Lockout R set = Required to set the output voltage to a value higher than 0.8 V. (See spec. table for values) C in = Required 330 µF capacitor C out = Optional 330 µF capacitor Auto-Track Sequencing (1) Output Over-Current Protection (Non-Latching, Auto-Reset) Operating Temp: 40 to +85 °C DSP Compatible Output Voltages Safety Agency Approvals: UL 1950, CSA 22.2 950,EN60950 VDE (Pending) Point-of-Load Alliance (POLA) Compatible Description The PMF 4218T non-isolated power mod- ule is small in size but big on performance and flexibility. Its high output current, com- pact footprint, and industry-leading features offers system designers a versatile module for powering complex multi-processor digital systems. This product employs double-sided sur- face mount construction and provides high-performance step-down power conver- sion for up to 10 A of output current from a 3.3-V input bus voltage. The output voltage is adjustable and can be set to any value over the range, 0.8 V to 2.5 V, using a single resistor. This series includes Auto-Track™ Se- quencing. Auto-Track simplifies the task of supply voltage sequencing in a power sys- tem by enabling modules to track each other, or any external voltage, during power up and power down. Other operating features include an on/off inhibit, margin up/down controls, and the ability to start up into an existing output voltage or prebias. To ensure tight load regulation, an output voltage sense is also provided. A non-latching over-current trip serves as load fault protection. Target applications include complex multi-voltage, multi-processor systems that incorporate the industry’s high-speed DSPs, micro-processors and bus drivers. Pin Configuration Pin Function 1 GND 2 Vin 3 Inhibit * 4 V o Adjust 5 Vo Sense 6 V out 7 GND 8 Track 9 Margin Down * 10 Margin Up * * Denotes negative logic: Open = Normal operation Ground = Function active NOMINAL SIZE = 1 in x 0.62 in (25,4 mm x 15,75 mm) PMF 4218 T 3.3-V Input 10-A, 3.3-V Input Non-Isolated Step-Down Switching Power Module PMF 4218 T Datasheet © Ericsson Power Modules, June 2004 Note: (1) Auto-Track is a trademark of Texas Instruments POLA code: PTH03060 W 0DUJLQ8S 0DUJLQ'RZQ 9 ,1 / 2 $ ' & ,1 ®) 5HTXLUHG & 287 ®) 2SWLRQDO ,QKLELW *1' *1' 9 287 9 R 6HQVH 7UDFN 5 6(7 : 5HTXLUHG 30)7 7RS9LHZ
21

PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

Aug 21, 2020

Download

Documents

dariahiddleston
Welcome message from author
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Page 1: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

!

"##$$%&' ()*+,-. )##/0 1 +21 3)-, 4$5

! " !

6$5718$ 9 +$:4$/;<!

6=>?(@ A -1+ =0 1#.$.9>4% ; 1% ;":&% -"+!

+#4$+4! =0

The PMF 4218T non-isolated power mod-

ule is small in size but big on performanceand flexibility. Its high output current, com-pact footprint, and industry-leading featuresoffers system designers a versatile module forpowering complex multi-processor digitalsystems.

This product employs double-sided sur-face mount construction and provideshigh-performance step-down power conver-sion for up to 10 A of output current from a3.3-V input bus voltage. The output voltage isadjustable and can be set to any value over therange, 0.8 V to 2.5 V, using a single resistor.

This series includes Auto-Track™ Se-quencing. Auto-Track simplifies the task ofsupply voltage sequencing in a power sys-tem by enabling modules to track eachother, or any external voltage, during power upand power down.

Other operating features include an on/offinhibit, margin up/down controls, and theability to start up into an existing output voltageor prebias. To ensure tight load regulation, anoutput voltage sense is also provided. Anon-latching over-current trip serves as loadfault protection.

Target applications include complexmulti-voltage, multi-processor systems thatincorporate the industry’s high-speed DSPs,micro-processors and bus drivers.

!"

# $ % &'

( $ % )*

;:1-,1,$/+,3

&+ &, !"- . "&/0 .

+4$>+6B&

!

"#

$ $

%&

'(

%)

*+,-*.

/01*2

*

1

* 3 24

5

60

Page 2: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

Vin: The positive input voltage power node to the module,which is referenced to common GND.

Vout: The regulated positive power output with respect to theGND node.

GND: This is the common ground connection for the Vin andVout power connections. It is also the 0 VDC reference for thecontrol inputs.

Inhibit: The Inhibit pin is an open-collector/drain negative logicinput that is referenced to GND. Applying a low-level groundsignal to this input disables the module’s output and turns offthe output voltage. When the Inhibit control is active, the inputcurrent drawn b y the regulator is significantly reduced. If theInhibit pin is left open-circuit, the module will produce anoutput whenever a valid input source is applied.

Vo Adjust: A 0.1 W 1 % resistor must be directly connected be-tween this pin and pin 7 (GND) to set the output voltage to avalue higher than 0.8 V. The temperature stability of the resistorshould be 100 ppm/°C (or better). The set point range for theoutput voltage is from 0.8 V to 3.6 V. The resistor value re-quired for a given output voltage may be calculated from thefollowing formula. If left open circuit, the output voltage willdefault to its lowest value. For further information on outputvoltage adjustment consult the related application note.

Rset = 10 k 0.8 V– 2.49 k

Vout – 0.8 V

The specification table gives the preferred resistor values for anumber of standard output voltages.

Vo Sense: The sense input allows the regulation circuit to compen-sate for voltage drop between the module and the load. Foroptimal voltage accuracy Vo Sense should be connected to Vout.It can also be left disconnected.

Track: This is an analog control input that enables the outputvoltage to follow an external voltage. This pin becomes activetypically 20 ms after the input voltage has been applied, andallows direct control of the output voltage from 0 V up to thenominal set-point voltage. Within this range the output willfollow the voltage at the Track pin on a volt-for-volt basis. Whenthe control voltage is raised above this range, the module regu-lates at its set-point voltage. The feature allows the outputvoltage to rise simultaneously with other modules powered fromthe same input bus. If unused, this input should be connected toVin. Note: Due to the under-voltage lockout feature, the output of the modulecannot follow its own input voltage during power up. For more informa-tion, consult the related application note.

Margin Down: When this input is asserted to GND, the out-put voltage is decreased by 5% from the nominal. The inputrequires an open-collector (open-drain) interface. It is not TTLcompatible. A lower percent change can be accomodatedwith a series resistor. If unused, this input may be left uncon-nected. For further information, consult the related applicationnote.

Margin Up: When this input is asserted to GND, the outputvoltage is increased by 5%. The input requires an open-collector (open-drain) interface. It is not TTL compatible.The percent change can be reduced with a series resistor. Ifunused, this input may be left unconnected. For further infor-mation, consult the related application note.

;:1-,1,$/+,3

)

=C +

=C

!"#$ %"$& '

!" # -9.381##C"C=

()*+ #,-&.%(&.

(*,/01//2,-&3 %(&3#$%&'(

+$5 -$ 4)5(&46*7*)7)*+ ",- .(

:%(

Page 3: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

$% #& ##'&1 % ' *!&Characteristics Symbols Conditions Min Typ Max Units

Track Input Voltage Vtrack –0.3 — Vin + 0.3 V

Operating Temperature Range Ta Over Vin Range –40 (i) — 85 °C

Solder Reflow Temperature Treflow Surface temperature of module body or pins 235 (ii) °C

Storage Temperature Ts — –40 — 125 °C

Mechanical Shock Per Mil-STD-883D, Method 2002.3 — 500 — G’s1 msec, ½ Sine, mounted

Mechanical Vibration Mil-STD-883D, Method 2007.2 — 20 — G’s20-2000 Hz

Weight — — 3.7 — grams

Flammability — Meets UL 94V-O

!"##$!%"&%#& &

)1&' 234523623253(78253(782 3. 0

9$8

Characteristics Symbols Conditions Min Typ Max Units

Output Current Io 0.8 V Vo 2.5 V, 60 °C, 200 LFM airflow 0 — 10 (1)A

25 °C, natural convection 0 — 10 (1)

Input Voltage Range Vin Over Io range 2.95 (2) — 3.65 V

Set-Point Voltage Tolerance Vo tol — — ±2 (3) %Vo

Temperature Variation Regtemp –40 °C <Ta < +85 °C — ±0.5 — %Vo

Line Regulation Regline Over Vin range — ±10 — mV

Load Regulation Regload Over Io range — ±12 — mV

Total Output Variation Regtot Includes set-point, line, load, — — ±3 (3) %Vo–40 °C Ta +85 °C

Efficiency Io =7 A RSET = 2.21 k Vo 2.5 V — 93 —RSET = 4.12 k Vo 2.0 V — 92 —RSET = 5.49 k Vo 1.8 V — 91 — %RSET = 8.87 k Vo 1.5 V — 89 —RSET = 17.4 k Vo 1.2 V — 87 —RSET = 36.5 k Vo 1.0 V — 85 —

Vo Ripple (pk-pk) Vr 20 MHz bandwidth — 25 — mVpp

Over-Current Threshold Io trip Reset, followed by auto-recovery — 20 — A

Transient Response 1 A/µs load step, 50 to 100 % Iomax,Cout =330 µF

ttr Recovery Time — 70 — µSecVtr Vo over/undershoot — 100 — mV

Margin Up/Down Adjust Vo margin — ± 5 — %

Margin Input Current (pins 9 /10) IIL margin Pin to GND — – 8 (4) — µA

Track Input Current (pin 8) IIL track Pin to GND — — –130 (5) µA

Track Slew Rate Capability dVtrack/dt Cout Cout(max) — — 1 V/ms

Under-Voltage Lockout UVLO Vin increasing — 2.45 2.8 VVin decreasing 2.2 2.40 —

Inhibit Control (pin3) Referenced to GND Input High Voltage VIH Vin –0.5 — Open (5)

V Input Low Voltage VIL –0.2 — 0.6

Input Low Current IIL inhibit Pin to GND — –130 — µA

Input Standby Current Iin inh Inhibit (pin 3) to GND, Track (pin 8) open — 10 — mA

Switching Frequency ƒs Over Vin and Io ranges 275 300 325 kHz

External Input Capacitance Cin 330 (6) — — µF

External Output Capacitance Cout Capacitance value non-ceramic 0 330 (7) 5,500 (8)µF

ceramic 0 — 300

Equiv. series resistance (non-ceramic) 4 (9) — — mReliability MTBF Per Bellcore TR-332 5.7 — — 106 Hrs

50 % stress, Ta =40 °C, ground benign

!" ##$%" #&'

( )**++,'%%-./**

0 ')12%% 345) #

" )#6)''' ')12%% 345

7 ((% 84 *"%%

9 : * ((% 84*'

; :5+''/

! 5+)<9 =':)5+

;:1-,1,$/+,3

Page 4: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

&+ &:+ !

" !#$%&'(

()*+,-,*

88/+9-*73))/

:/)6--,*9-*73))/

,1,,2/9-*73))/

;:1-,1,$/+,3

(

!)*+,-,*

,$2*;/$

,$2*;/$

Page 5: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

&!

"##$$%&' )*+,-. )##/0 1 +21 3)-, 4$5

! " !

6$5718$ 9 +$:4$/;<!

6=>?(@ A -1+ =0 1#.$.9>4% ; 1% ;":&% -"+!

+#4$+4! =0

The PMF 5318T non-isolated power mod-

ule is small in size but big on performanceand flexibility. Its high output current, com-pact footprint, and industry-leading featuresoffers system designers a versatile module forpowering complex multi-processor digitalsystems.

This product employs double-sided sur-face mount construction and provideshigh-performance step-down power conver-sion for up to 10 A of output current from a5-V input bus voltage. The output voltage isadjustable and can be set to any value over therange, 0.8 V to 3.6 V, using a single resistor.

This series includes Auto-Track™ Se-quencing.

Auto-Track simplifies the task of supplyvoltage sequencing in a power system byenabling modules to track each other, or anyexternal voltage, during power up and powerdown.

Other operating features include an on/offinhibit, margin up/down controls, and theability to start up into an existing output voltageor prebias. To ensure tight load regulation, anoutput voltage sense is also provided. Anon-latching over-current trip serves as loadfault protection.

Target applications include complexmulti-voltage, multi-processor systems thatincorporate the industry’s high-speed DSPs,micro-processors and bus drivers.

!"

# $ % &'

( $ % )*

; :+,3

!

&+ &, !"- . "&/0 .

+4$>+6B &

!

"#

$ $

%&

'(

%)*+,-*.

/0*1

*

2

* 3 14

5

06

Page 6: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

Vin: The positive input voltage power node to the module,which is referenced to common GND.

Vout: The regulated positive power output with respect to theGND node.

GND: This is the common ground connection for the Vin andVout power connections. It is also the 0 VDC reference for thecontrol inputs.

Inhibit: The Inhibit pin is an open-collector/drain negative logicinput that is referenced to GND. Applying a low-level groundsignal to this input disables the module’s output and turns offthe output voltage. When the Inhibit control is active, the inputcurrent drawn by the regulator is significantly reduced. If theInhibit pin is left open-circuit, the module will produce anoutput whenever a valid input source is applied.

Vo Adjust: A 0.1 W 1 % resistor must be directly connected be-tween this pin and pin 7 (GND) to set the output voltage to avalue higher than 0.8 V. The temperature stability of the resistorshould be 100 ppm/°C (or better). The set point range for theoutput voltage is from 0.8 V to 3.6 V. The resistor value re-quired for a given output voltage may be calculated from thefollowing formula. If left open circuit, the output voltage willdefault to its lowest value. For further information on outputvoltage adjustment consult the related application note.

Rset = 10 k 0.8 V– 2.49 k

Vout – 0.8 V

The specification table gives the preferred resistor values for anumber of standard output voltages.

Vo Sense: The sense input allows the regulation circuit to compen-sate for voltage drop between the module and the load. Foroptimal voltage accuracy Vo Sense should be connected to Vout.It can also be left disconnected.

Track: This is an analog control input that enables the outputvoltage to follow an external voltage. This pin becomes activetypically 20 ms after the input voltage has been applied, andallows direct control of the output voltage from 0 V up to thenominal set-point voltage. Within this range the output willfollow the voltage at the Track pin on a volt-for-volt basis. Whenthe control voltage is raised above this range, the module regu-lates at its set-point voltage. The feature allows the outputvoltage to rise simultaneously with other modules powered fromthe same input bus. If unused, this input should be connected toVin. Note: Due to the under-voltage lockout feature, the output of the modulecannot follow its own input voltage during power up. For more informa-tion, consult the related application note.

Margin Down: When this input is asserted to GND, the out-put voltage is decreased by 5% from the nominal. The inputrequires an open-collector (open-drain) interface. It is not TTLcompatible. A lower percent change can be accomodatedwith a series resistor. If unused, the input may be left uncon-nected. For further information, consult the related applicationnote.

Margin Up: When this input is asserted to GND, the outputvoltage is increased by 5%. The input requires an open-collector(open-drain) interface. It is not TTL compatible. The percentchange can be reduced with a series resistor. If unused, the inputmay be left unconnected. For further information, consultthe related application note.

!

; :+,3

&

.,

)

=C +

=C

"$ %"#$& #'

!" # -9.381##C"C=

()*+ #,-&.#%(&.

(*,/01//2,-&3 #%(&3#$%&'(

+$5 -$ 4)5(&46*7*)7)*+ ",- .(

:#%(

Page 7: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

$% #& ##'&1 % ' *!&Characteristics Symbols Conditions Min Typ Max Units

Track Input Voltage Vtrack –0.3 — Vin + 0.3 V

Operating Temperature Range Ta Over Vin Range –40 (i) — 85 °C

Solder Reflow Temperature Treflow Surface temperature of module body or pins 235 (ii) °C

Storage Temperature Ts — –40 — 125 °C

Mechanical Shock Per Mil-STD-883D, Method 2002.3 — 200 — G’s1 msec, ½ Sine, mounted

Mechanical Vibration Mil-STD-883D, Method 2007.2 Suffix H — 20 — G’s20-2000 Hz Suffix S — 20 —

Weight — — 3.7 — grams

Flammability — Meets UL 94V-O

!"##$!%"&%#& &

)1&' 234523236253(78253(782 3. 0

PMF 5318T

Characteristics Symbols Conditions Min Typ Max Units

Output Current Io 0.8 V Vo 3.6 V, 60 °C, 200 LFM airflow 0 — 10 (1)A

25 °C, natural convection 0 — 10 (1)

Input Voltage Range Vin Over Io range 4.5 — 5.5 V

Set-Point Voltage Tolerance Vo tol — — ±2 (2) %Vo

Temperature Variation Regtemp –40 °C <Ta < +85 °C — ±0.5 — %Vo

Line Regulation Regline Over Vin range — ±10 — mV

Load Regulation Regload Over Io range — ±12 — mV

Total Output Variation Regtot Includes set-point, line, load, — — ±3 (2) %Vo–40 °C Ta +85 °C

Efficiency Io =7 A RSET = 698 Vo 3.3 V — 94 —RSET = 2.21 k Vo 2.5 V — 92 —RSET = 4.12 k Vo 2.0 V — 91 — %RSET = 5.49 k Vo 1.8 V — 90 —RSET = 8.87 k Vo 1.5 V — 89 —RSET = 17.4 k Vo 1.2 V — 86 —RSET = 36.5 k Vo 1.0 V — 85 —

Vo Ripple (pk-pk) Vr 20 MHz bandwidth — 25 — mVpp

Over-Current Threshold Io trip Reset, followed by auto-recovery — 20 — A

Transient Response 1 A/µs load step, 50 to 100 % Iomax,Cout =330 µF

ttr Recovery Time — 70 — µSecVtr Vo over/undershoot — 100 — mV

Margin Up/Down Adjust Vo margin — ± 5 — %

Margin Input Current (pins 9 /10) IIL margin Pin to GND — – 8 (3) — µA

Track Input Current (pin 8) IIL track Pin to GND — — –130 (4) µA

Track Slew Rate Capability dVtrack/dt Cout Cout(max) — — 1 V/ms

Under-Voltage Lockout UVLO Vin increasing — 4.3 4.45 VVin decreasing 3.4 3.7 —

Inhibit Control (pin3) Referenced to GNDInput High Voltage VIH Vin –0.5 — Open (4)

VInput Low Voltage VIL –0.2 — 0.6Input Low Current IIL inhibit Pin to GND — –130 — µA

Input Standby Current Iin inh Inhibit (pin 3) to GND, Track (pin 8) open — 10 — mA

Switching Frequency ƒs Over Vin and Io ranges 275 300 325 kHz

External Input Capacitance Cin 330 (5) — — µF

External Output Capacitance Cout Capacitance value non-ceramic 0 330 (6) 5,500 (7)µF

ceramic 0 — 300

Equiv. series resistance (non-ceramic) 4 (8) — — µF

Reliability MTBF Per Bellcore TR-332 5.7 — — 106 Hrs50 % stress, Ta =40 °C, ground benign

!"##!"$%&&#'() #

* #%+,&& -."##/

0 /1#%%% #%+,&& -."##

2 **&3.4# ###2&& # #

5 64 **&3. %#

7 #6#####"!#%%)

8 "!#97#:###%#6"!

; :+,3

! D

Page 8: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

&+ &:+ !

" !#$%&'(

()*+.*

88/+9-*73))/

:/)6--,*9-*73))/

,1,,2/9-*73))/

; :+,3

!

!)*+.*

,$2*;/##$

,$2*;/$

Page 9: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

+3E(6F+3E 6

$The recommended input capacitor(s) is determined by the330 µF minimum capacitance and 500 mArms minimum ripplecurrent rating.

Ripple current, less than 150 m equivalent series resistance(ESR), and temperature are the major considerations when select-ing input capacitors. Unlike polymer tantalum, regular tantalumcapacitors have a recommended minimum voltage rating of2 (maximum DC voltage + AC ripple). This is standard practiceto ensure reliability.

For improved ripple reduction on the input bus, ceramic ca-pacitors [1] may used to compliment electrolytic types toachieve the minimum required capacitance.

$!For applications with load transients (sudden changes in loadcurrent), regulator response will benefit from an externaloutput capacitance. The recommended output capacitance of330 µF will allow the module to meet its transient responsespecification (see product data sheet). For most applications, ahigh quality computer-grade aluminum electrolytic capacitor isadequate. These capacitors provide decoupling over the fre-quency range, 2 kHz to 150 kHz, and are suitable forambient temperatures above 0 °C. For operation below 0 °Ctantalum, ceramic or Os-Con type capacitors are recommended.When using one or more non-ceramic capacitors, the calculatedequivalent ESR should be no lower than 4 m (7 m using themanufacturer’s maximum ESR for a single capacitor). A list ofpreferred low-ESR type capacitors are identified in Table 1-1.

=$ $Above 150 kHz the performance of aluminum electrolytic capaci-tors is less effective. Multilayer ceramic capacitors have very lowESR and a resonant frequency higher than the bandwidth of theregulator. They can be used to reduce the reflected ripple currentat the input as well as improve the transient response of theoutput. When used on the output their combined ESR is notcritical as long as the total value of ceramic capacitance doesnot exceed 300 µF. Also, to prevent the formation of local reso-nances, do not place more than five identical ceramic capacitorsin parallel with values of 10 µF or greater.

6= $Tantalum type capacitors can be used at both the input andoutput, and are recommended for applications where the ambientoperating temperature can be less than 0 °C. The AVX TPS,Sprague 593D/594/595 and Kemet T495/

T510 capacitor series are suggested over many other tanta-lum types due to their higher rated surge, power dissipation,and ripple current capability. As a caution many general pur-pose tantalum capacitors have considerably higher ESR,reduced power dissipation and lower ripple current capability.These capacitors are also less reliable as they have lowerpower dissipation and surge current ratings. Tantalum ca-pacitors that do not have a stated ESR or surge current ratingare not recommended for power applications.

When specifying Os-Con and polymer tantalum capacitors for theoutput, the minimum ESR limit will be encountered wellbefore the maximum capacitance value is reached.

$60Table 2-1 identifies the characteristics of capacitors from a numberof vendors with acceptable ESR and ripple current (rms) ratings.The recommended number of capacitors required at both theinput and output buses is identified for each capacitor type.

This is not an extensive capacitor list. Capacitors from other vendorsare available with comparable specifications. Those listed are for guid-ance. The RMS ripple current rating and ESR (at 100 kHz) arecritical parameters necessary to insure both optimum regulator performanceand long capacitor life.

-#.E46The transient response of the DC/DC converter has been character-ized using a load transient with a di/dt of 1 A/µs. The typicalvoltage deviation for this load transient is given in the datasheet specification table using the optional value of outputcapacitance. As the di/dt of a transient is increased, the re-sponse of a converter’s regulation circuit ultimately depends onits output capacitor decoupling network. This is an inherentlimitation with any DC/DC converter once the speed of thetransient exceeds its bandwidth capability. If the target applica-tion specifies a higher di/dt or lower voltage deviation, therequirement can only be met with additional output capaci-tor decoupling. In these cases special attention must be paidto the type, value and ESR of the capacitors selected.

If the transient performance requirements exceed that speci-fied in the data sheet, or the total amount of load capacitanceis above 3,000 µF, the selection of output capacitors becomesmore important. For further guidance consult the separate appli-cation note, “Selecting Output Capacitors for PMF Products inHigh-Performance Applications.”

% !

Page 10: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

+3E(6F+3E 6

epyT,rodneVroticapaC)elytS(seireS

scitsiretcarahCroticapaC y titnauQ

gnikroWegatloV

)Fµ(eulaV RSE.xaMzHk001ta

elppiR.xaMC˚58tatnerruC

)smrI(

eziSlacisyhP)mm(

tupnIsuB

tuptuOsuB

rebmuNtraProdneV

munimulA,cinosanaP)laidaR(CF

)DMS(KFCF ( DMS )

V01V52V61

033074033

711.0 Ω080.0 Ω051.0 Ω

Am555Am058Am076

8× 0101 × 2.0101 × 2.01

111

111

133A1CFUEEP174E1KFVEEP133C1CFVEE

detinU noc-imehC)DMS(munimulA-yloP,AXP

)laidaR(munimulA-yloP,SP)laidaR(noc-sO,XF

)laidaR(munimulA,ZXL

V01V3.6V01V61

033093093033

420.0 Ω210.0 Ω810.0 Ω021.0 Ω

Am0773Am0774Am0173

Am555

01 × 7.78× 5.118× 5.018× 5.21

1111

≤4≤2≤31

PT08JM133CV01AXP11HM093SP6

M093XF01LL21X8M133BV61ZXL

munimulA,nocihciN)DMS(GW)llaidaR(DH

)laidaR(MP

V52V61V61

033033033

051.0 Ω270.0 Ω021.0 Ω

Am076Am067Am526

01 × 018× 5.1101 × 5.21

111

111

SG1RNM133E1GWURPM133A1DHU

6HPM133C1MPU

:munimulA-yloP,cinosanaP)DMS(AW)DMS(ES/S

V01V3.6

033081

220.0 Ω500.0 Ω

Am0054Am0004

01 × 2.013.7 × 3.4 × 2.4

12

≤4≤1

P133A1AWFEER181J0ESFEE

oynaS)laidaR(noc-sO,PS

(,PVS DMS ))DMS(pacsoP,EPT

V01V01V3.6

074033033

510.0 Ω710.0 Ω520.0 Ω

Am0054Am0593Am0042

01 × 5.018× 213.7 × 3.4

111

≤2≤3≤4

M074PS01M033PVS01

LM033EPT6

(SPTmulatnaT,XVA SM D ) V01V01

033033

540.0 Ω060.0 Ω

Am3271Am6281

L3.7× W7.5× H1.4

11

≤5≤5

5400R010M733ESPT0600R010M733VSPT

mulatnaT-yloP,temeK)DMS(,025T)DMS(.035T

V01V01

033033

040.0 Ω510.0 Ω

Am0081Am0083>

W3.4× L3.7× H0.4

11

11

SA010M733X025TSA010M733X035T

eugarpS-yahsiV)DMS(mulatnaT,D595)DMS(mulatnaT,D495

)laidaR(munimulA-yloPAS49

V 01V01V3.6

033033033

001.0 Ω540.0 Ω520.0 Ω

Am0401Am0632Am0053

L2.7× W6 × H1.4

01 × 5.01

111

≤5≤5≤4

T2D0100X733D595T2R6100X733D495PBF3R60X733AS49

)DMS(R5XcimareC,temeK 6 V1V3.6

0174

200.0 Ω — esac0121mm5223

11

≤5≤5

CAP4M601C0121CCAP9K674C0121C

cimareC,ataruM R5X )DMS( V3.6V3.6V61V61

001742201

200.0 Ω — esac0121mm5223

1 ]1[

1 ]1[

1 ]1[

1 ]1[

3≤≤5≤5≤5

M701J06RE23MRGM674J06RE23MRGK622C16RE23MRGK601C16RD23MRG

cimareC,KDT R5X )DMS( V3.6V3.6V61V61

001742201

200.0 Ω — esac0121mm5223

1 ]1[

1 ]1[

1 ]1[

1 ]1[

3≤≤5≤5≤5

TM701J0R5X5223CTM674J0R5X5223CTM622C1R5X5223CTM601C1R5X5223C

!

Page 11: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

!"

The Vo Adjust control (pin 4) sets the output voltage of the PMF4218T and PMF 5318T products to a value higher than 0.8 V.The adjustment range of the PMF 4218T (3.3-V input) is from0.8 V to 2.5 V 1, and the PMF 5318T (5-V input) from 0.8 V to3.6 V. For an output voltage other than 0.8 V a single externalresistor, Rset, must be connected directly between the Vo Adjustand GND pins 2. Table 2-1 gives the preferred value of the exter-nal resistor for a number of standard voltages, along with theactual output voltage that this resistance value provides.

For other output voltages the value of the required resistor caneither be calculated using the following formula, or simplyselected from the range of values given in Table 2-2. Figure 2-1shows the placement of the required resistor.

Rset = 10 k · 0.8 V – 2.49 kVout – 0.8 V

!

:>

!"# $ %&' ( )* ' $#+ , *'-

./ 0$ # $

(6(( ;*

(6 "(6( "(6 ("(6#(( 6"(6# 6"(6#( (6"(6# 6"6((( 6"6( 6"6(( #6"6( 6"6(( 6"6 6"6( (6"6 6"6(( 6"6 6"6( 6"6 6"6(( 6"6 6"6( 6"6 6"6(( (6"6 (6"6( #6"6 #6"6( 6#"6 6"6( 6"6 6#"6( 6"6 6#"6( 6"6 6"6#( 6"6# 6"

<9/= 1 ! 1

6 # 6(#

6 6" 6(

6" 6((

6 6#" 6(

6 6" 6(

6 6" 6(

6" 6((

(6 ;* (6

<>= < <>= <

6(( 6"6( 6#"6( 6"6 6"6( 6"6 6("6( 6"6 6"6( 6"6 6"6( 6"6 6("6( 6#"6 6"6( 6"6 6"6( 6"6 6"6#( 6"6# 6"6(( 6"6( 6("6(#6#6(66((66(6#6(6#6(

!

+3E(6F+3E 6

!"#"$

%&'"(

"

"

)

'

*+

, (

-

Page 12: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

!!""#$ %&'()* %!!+, - .%)( /"0

1"02-3" 4 '"5/"+67

189:;<=> -!*"*49/#6 -#6 5?#) '

'!/"'/ 8,

The PMF 8518L is a non-isolated power

module, and part of a new class of completeDC/DC converters from Ericsson Power Mod-ules. These modules are small in size, and afeature-rich alternative for applicationsrequiring up to 10 A of load current.

Its small footprint, (1 in 0.62 in) andindustry leading features makes this modulesuitable for space conscious digital systemsthat incorporate multiple processors.

The PTH12060W module operates froma 12-V input bus voltage to provide step-down power conversion to any output voltageover the range, 1.2 V to 5.5 V. The outputvoltage is set using a single resistor.

This product includes Auto-Track™Sequencing. Auto-Track greatly simplifies thetask of supply voltage sequencing in a powersystem, by enabling modules to track eachother, or any other external voltage, duringpower up and power down.

Other features include an on/off inhibit andmargin up/down controls. An output voltagesense ensures tight load regulation. A non-latching over-current trip protects against loadfaults.

Target applications are complex digital sys-tems that incorporate the industry’s latesthigh-speed DSPs, ASICs, FPGAs, micro-processors, and bus drivers.

!"

# $ % &'

( $ % )*

!"#$ %&&"#$ %"#$'

65'(.

&+ &, !"- . "&/0 .

'/"9'1@?

!

"#

$ $

%&

'()

%*'+,-.

/001'

2

3 04

5

2 6(

Page 13: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

Vin: The positive input voltage power node to the module,which is referenced to common GND.

Vout: The regulated positive power output with respect to theGND node.

GND: This is the common ground connection for the Vin andVout power connections. It is also the 0 VDC reference for thecontrol inputs.

Inhibit: The Inhibit pin is an open-collector/drain negative logicinput that is referenced to GND. Applying a low-level groundsignal to this input disables the module’s output and turns offthe output voltage. When the Inhibit control is active, the inputcurrent drawn by the regulator is significantly reduced. If theInhibit pin is left open-circuit, the module will produce anoutput whenever a valid input source is applied.

Vo Adjust: A 1 % 0.1 W resistor must be directly connected be-tween this pin and pin 7 (GND) to set output voltage to avalue higher than 1.2 V. The temperature stability of theresistor should be 100 ppm/°C or better. The set point range isfrom 1.2 V to 5.5 V. The resistor value required for a givenoutput voltage may be calculated from the following formula. Ifleft open circuit the output voltage will default to its lowestvalue. For further information on output voltage adjustmentconsult the related application note.

Rset = 10 k · 0.8 V

– 1.82 k Vout – 1.2 V

The specification table gives the preferred resistor values for a

number of standard output voltages.

Vo Sense: The sense input allows the regulation circuit to com-pensate for voltage drop between the module and the load.For optimal voltage accuracy Vo Sense should be connected toVout. It can also be left disconnected.

Track: This is an analog control input that enables the outputvoltage to follow an external voltage. This pin becomes activetypically 20 ms after the input voltage has been applied, andallows direct control of the output voltage from 0 V up to thenominal set-point voltage. Within this range the output willfollow the voltage at the Track pin on a volt-for-volt basis. Whenthe control voltage is raised above this range, the module regu-lates at its set-point voltage. The feature allows the outputvoltage to rise simultaneously with other modules powered fromthe same input bus. If unused, this input should be connected toVin. Note: Due to the under-voltage lockout feature, the output of the modulecannot follow its own input voltage during power up. For more informa-tion, consult the related application note.

Margin Down: When this input is asserted to GND, the out-put voltage is decreased by 5% from the nominal. The inputrequires an open-collector (open-drain) interface. It is not TTLcompatible. A lower percent change can be accomodated witha series resistor. For further information, consult the relatedapplication note.

Margin Up: When this input is asserted to GND, the outputvoltage is increased by 5%. The input requires an open-collector(open-drain) interface. It is not TTL compatible. The percentchange can be reduced with a series resistor. For further infor-mation, consult the related application note.

65'(.

A

%

8B '

8B 5

!"#$ "$% & !!

!" # )4*.3-!!B B8

'()* #+,%-!!%-

')+./0..1+,%2 !!%2()*+,-

'"0 )" 3(4'%35)6)(6./0 %12 3-

Page 14: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

$% #& ##'&1 % ' *!&Characteristics Symbols Conditions Min Typ Max Units

Track Input Voltage Vtrack –0.3 — Vin + 0.3 V

Operating Temperature Range Ta Over Vin Range –40 (i) — 85 °C

Solder Reflow Temperature Treflow Surface temperature of module body or pins 235 (ii) °C

Storage Temperature Ts — –40 — 125 °C

Mechanical Shock Per Mil-STD-883D, Method 2002.3 — 500 — G’s1 msec, ½ Sine, mounted

Mechanical Vibration Mil-STD-883D, Method 2007.2 — 20 — G’s20-2000 Hz

Weight — — 5 — grams

Flammability — Meets UL 94V-O

! "#$$%"&#'&$' '

)1&' 234523236253(7825&3(782 3. 0

PMF 8518L

Characteristics Symbols Conditions Min Typ Max Units

Output Current Io 1.2 V Vo 5.5 V, 85 °C, 200 LFM airflow 0 — 10 (1)A

25 °C, natural convection 0 — 10 (1)

Input Voltage Range Vin Over Io range 10.8 — 13.2 V

Set-Point Voltage Tolerance Vo tol — — ±2 (2) %Vo

Temperature Variation Regtemp –40 °C <Ta < +85 °C — ±0.5 — %Vo

Line Regulation Regline Over Vin range — ±10 — mV

Load Regulation Regload Over Io range — ±12 — mV

Total Output Variation Regtot Includes set-point, line, load, — — ±3 %Vo–40 °C Ta +85 °C

Efficiency Io =8 A RSET = 280 Vo 5.0 V — 94 —RSET = 2.0 k Vo 3.3 V — 92 —RSET = 4.32 k Vo 2.5 V — 90 — %RSET = 11.5 k Vo 1.8 V — 87 —RSET = 24.3 k Vo 1.5 V — 85 —RSET = open cct Vo 1.2 V — 83 —

Vo Ripple (pk-pk) Vr 20 MHz bandwidth, with Vo 2.5 V — 25 (3) — mVppCo2 =10µF ceramic Vo 2.5 V — 1 (3) — % Vo

Over-Current Threshold Io trip Reset, followed by auto-recovery — 20 — A

Transient Response 1 A/µs load step, 50 to 100 % Iomax,Co1 =330 µF

ttr Recovery Time — 70 — µSecVtr Vo over/undershoot — 100 — mV

Margin Up/Down Adjust Vo adj — ± 5 — %

Margin Input Current (pins 9 /10) IIL margin Pin to GND — – 8 (4) — µA

Track Input Current (pin 8) IIL track Pin to GND — — –0.13 (5) mA

Track Slew Rate Capability dVtrack/dt Cout Cout(max) — — 1 V/ms

Under-Voltage Lockout UVLO Vin increasing — 9.5 10.4 VVin decreasing 8.8 9 —

Inhibit Control (pin3) Referenced to GNDInput High Voltage VIH Vin – 0.5 — Open (5)

VInput Low Voltage VIL –0.2 — 0.5Input Low Current IIL inhibit Pin to GND — –0.24 — mA

Input Standby Current Iin inh Inhibit (pin 3) to GND, Track (pin 8) open — 10 — mA

Switching Frequency ƒs Over Vin and Io ranges 300 350 400 kHz

External Input Capacitance Cin 560 (6) — — µF

External Output Capacitance Cout Capacitance value non-ceramic 0 330 (7) 5,500 (8) µFceramic 0 — 300

Equiv. series resistance (non-ceramic) 4 (9) — — mReliability MTBF Per Bellcore TR-332 6.4 — — 106 Hrs

50 % stress, Ta =40 °C, ground benign

!""!#$%%"&'( "

) **"$+%,-""

. "$*/%% 0-1""2

3 243256"$$$ "$*/%% 0-1""

7 37%,-8" """%3%" "

4 +8 ))%,- $"

5 "+"""""1!"$$(

9 1!":4";"""$"+1!

65'(.

;

Page 15: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

&+ &9+ !

" !# $# %&'()

()*+,*

77.*8,)62((.

9.(5,,+)8,)62((.

+0++1.8,)62((.

!)*+,*

65'(.

11+$1):.,

Page 16: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

'.C==/

"The recommended input capacitance is determined by the560 µF [1] minimum capacitance and 1050 mArms mini-mum ripple current rating. A 10-µF X5R/X7R ceramiccapacitor may also be added to reduce the reflected input ripplecurrent. The ceramic capacitor should be located betweenthe input electrolytic and the module.

Ripple current, less than 100 m equivalent series resistance(ESR) and temperature are major considerations when select-ing input capacitors. Unlike polymer-tantalum capacitors,regular tantalum capacitors have a recommended minimumvoltage rating of2 (max. DC voltage + AC ripple). This is stan-dard practice to ensure reliability. No tantalum capacitors werefound with sufficient voltage rating to meet this requirement.At temperatures below 0 °C, the ESR of aluminum electrolyticcapacitors increases. For these applications Os-Con, polymer-tantalum, and polymer-aluminum types should be considered.

"For applications with load transients (sudden changes in loadcurrent), regulator response will benefit from external output ca-pacitance. The value of 330 µF is used to define the transientresponse specification (see data sheet). For most applications, ahigh quality computer-grade aluminum electrolytic capacitor isadequate. These capacitors provide decoupling over the fre-quency range, 2 kHz to 150 kHz, and are suitable for ambienttemperatures above 0 °C. Below 0 °C, tantalum, ceramic orOs-Con type capacitors are recommended. When using one ormore non-ceramic capacitors, the calculated equivalent ESRshould be no lower than 4 m (7 m using the manufacturer’s maxi-mum ESR for a single capacitor). A list of preferred low-ESRtype capacitors are identified in Table 1-1.

In addition to electrolytic capacitance, adding a 10-µF X5R/X7R ceramic capacitor to the output will reduce the outputripple voltage and improve the regulator’s transient response.The measurement of both the output ripple and transient re-sponse is also best achieved across a 10-µF ceramic capacitor.

8" "Above 150 kHz the performance of aluminum electrolytic ca-pacitors is less effective. Multilayer ceramic capacitors havevery low ESR and a resonant frequency higher than the band-width of the regulator. They can be used to reduce the reflectedripple current at the input as well as improve the transientresponse of the output. When used on the output their com-bined ESR is not critical as long as the total value of ceramiccapacitance does not exceed 300 µF. Also, to prevent the forma-tion of local resonances, do not place more than five identicalceramic capacitors in parallel with values of 10 µF or greater.

18 "Tantalum type capacitors are most suited for use on the outputbus, and are recommended for applications where the ambientoperating temperature can be less than 0 °C. The AVX TPS,Sprague 593D/594/595 and Kemet T495/T510 capacitor seriesare suggested over other tantalum types due to their higherrated surge, power dissipation, and ripple current capability.As a caution many general purpose tantalum capacitors haveconsiderably higher ESR, reduced power dissipation and lowerripple current capability. These capacitors are also less reliableas they have lower power dissipation and surge current ratings.Tantalum capacitors that do not have a stated ESR or surgecurrent rating are not recommended for power applications.

When specifying Os-con and polymer tantalum capacitors for theoutput, the minimum ESR limit will be encountered wellbefore the maximum capacitance value is reached.

"1,Table 2-1 identifies the characteristics of capacitors from a numberof vendors with acceptable ESR and ripple current (rms) ratings.The recommended number of capacitors required at both theinput and output buses is identified for each capacitor type.

This is not an extensive capacitor list. Capacitors from other vendorsare available with comparable specifications. Those listed are for guid-ance. The RMS ripple current rating and ESR (at 100 kHz) arecritical parameters necessary to insure both optimum regulator performanceand long capacitor life.

)!*C/1The transient response of the DC/DC converter has been character-ized using a load transient with a di/dt of 1 A/µs. The typicalvoltage deviation for this load transient is given in the datasheet specification table using the optional value of outputcapacitance. As the di/dt of a transient is increased, the re-sponse of a converter’s regulation circuit ultimatelydepends on its output capacitor decoupling network.This is an inherent limitation with any DC/DC converter oncethe speed of the transient exceeds its bandwidth capability. Ifthe target application specifies a higher di/dt or lower voltagedeviation, the requirement can only be met with additionaloutput capacitor decoupling. In these cases special attentionmust be paid to the type, value and ESR of the capacitors se-lected.

If the transient performance requirements exceed that speci-fied in the data sheet, or the total amount of load capacitanceis above 3,000 µF, the selection of output capacitors becomesmore important. For further guidance consult the separate appli-cation note, “Selecting Output Capacitors for PTH Products inHigh-Performance Applications.”

?

Page 17: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

'.C==/

!" # $ %& && '( &

D

/epyT,rodneVroticapaC)elytS(,seireS

scitsiretcarahCroticapaC y titnauQ

gnikroWegatloV

)Fµ(eulaV RSE.xaMzHk001ta

elppiR.xaMC˚58tatnerruC

)smrI(

eziSlacisyhP)mm(

tupnIsuB

lanoitpOtuptuO

suB

rebmuNtraProdneV

munimulA,cinosanaP)laidaR(,CF

)DMS(,KF

V52V52V53

0650001

086

560.0 Ω060.0 Ω060.0 Ω

Am5021Am0011Am0011

5.21 × 515.21 × 5.315.21 × 5.31

111

111

S165E1CFUEEQ201E1KFVEEQ186V1KFVEE

noC-imehCdetinU)DMS(noc-sO,XF

)laidaR(munimulA,ZXL)laidaR(munimulA-yloP,SP

DMS(munimulA-yloP,AXP

V61V61V61V61

033033086033

810.0 Ω410.0 Ω860.0 Ω410.0 Ω

Am0054Am0505Am0501Am0505

01 × 5.0101 × 5.2101 × 61

2.21x01

2213

≤3≤21

≤2

M033XF6121JM033SP61

LL61X01M186BV61ZXL21JM133CV61AXP

munimulA,nocihciN)laidaR(,MP)laidaR(,DH

V52V61V53

065086065

060.0 Ω830.0 Ω840.0 Ω

Am0601Am0341Am0631

5.21 × 5101 × 6161 × 51

111

111

6HHM165E1MPURHM186C1DHU

6HHM165V1MPU

:munimulA-yloP,cinosanaP)DMS(,AW)DMS(,ES/S

V61V3.6

033081

220.0 Ω500.0 Ω

Am0014Am0004

01 × 2.013.7 × 3.4 × 2.4

2R/N ]2[

≤3≤1 ]3[

P133C1AWFEER181J0ESFEE V( o ≤≤≤≤≤ )V1.5

oynaS)DMS(pacsoPEPT)laidaR(noC-sO,PS

noC-sO,PVS )DMS(

V01V61V61

033072033

520.0 Ω810.0 Ω610.0 Ω

Am0003Am0053>

Am0074

L3.7 × W7.501 × 5.0111 × 21

R/N ]2[

2 ]1[

2

≤4≤3≤3

M033EPT01M072PS61

M033PVS61

IIIseireSmulatnaT,XVASPT MS( )D V 01

V01074033

540.0 Ω540.0 Ω

Am3271>Am3271>

L3.7× W7.5× H1.4

R/N ]2[

R/N ]2[

≤5 ]3[

≤5 ]3[

5400R010M774ESPT V( o ≤≤≤≤≤ )V1.55400R010M733ESPT V( o ≤≤≤≤≤ )V1.5

temeK)DMS(mulatnaT-yloP,025T

cinagrO/tnaT-yloP,035TV01V01V3.6

033033074

040.0 Ω510.0 Ω210.0 Ω

Am0081Am0083>

Am0024

W3.4× L3.7× H0.4

R/N ]2[

R/N ]2[

R/N ]2[

≤5≤2≤2 ]3[

SA010M733X025TSA010M733X035TSA600M774X035T V( o ≤≤≤≤≤ )V1.5

eugarpS-yahsiV)DMS(mulatnaT,D595

)laidaR(noc-sO,PS49V01V61

074072

001.0 Ω810.0 Ω

Am0441Am0024

L2.7 × W6× H1.4

5.01x01R/N ]2[

2 ]1[

≤5 ]3[

≤3T2R0100X774D595 V( o ≤≤≤≤≤ )V1.5PBF6100X772PS49

cimareC,temeK R5X )DMS( V61V3.6

0174

200.0 Ω200.0 Ω

— esac0121mm5223

1 ]4[

R/N ]2[

≤5≤5

CAP4M601C0121CCAP9K674C0121C

cimareC,ataruM R5X )DMS( V3.6V3.6V61V61

001742201

200.0 Ω — esac0121mm5223

R/N ]2[

R/N ]2[

1 ]4[

1 ]4[

3≤≤5≤5≤5

M701J06RE23MRGM674J06RE23MRGK622C16RE23MRGK601C16RD23MRG

XcimareC,KDT (R5 )DMS V3.6V3.6V61V61

001742201

200.0 Ω — esac0121mm5223

R/N ]2[

R/N ]2[

1 ]4[

1 ]4[

3≤≤5≤5≤5

TM701J0R5X5223CTM674J0R5X5223CTM622C1R5X5223CTM601C1R5X5223C

Page 18: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

The Vo Adjust control (pin 4) sets the output voltage of the PMF8518L product. The adjustment range is from 1.2 V to 5.5 V. Toadjust the output voltage above 1.2 V a single external resistor,Rset, must be connected directly between the Vo Adjust and GNDpins 1. Table 2-1 gives the preferred value for the external resis-tor for a number of standard voltages, along with the actualoutput voltage that this resistance value provides.

For other output voltages the value of the required resistor caneither be calculated using the following formula, or simplyselected from the range of values given in Table 2-2. Figure 2-1shows the placement of the required resistor.

Rset = 10 k · 0.8 V – 1.82 kVout – 1.2 V

59

!" # $%# "&

' () * #

6((:*

6"6("6("6(( 6"6 6"6( 6"6 6#"6(( 6"6 6"6( (6"6 6"6( 6"6 "6( 6"6 "6( 6"6 6"6( 6"6 (6"6#( #6"6# 6"6(( 6"6( 6#"6( 6("6 6"6( 6"6 6"6( 6"6 6"6( 6"6 6"6( 6"6 6"6( 6#"6 6"6( 6"

;</= 1 ! 1

( 6((#

6 " 6#

6 6" 6(

6(" 6((

6 6" 6(

6 6" 6(

6 :* 6((

'.C==/

;>= ; ;>= ;6 6"6( 6"6 6("6#( 6#"6# 6"6(( 6"6( 6"6( 6#"6 6"6( 6"6 6("6( 6##"6 6#"6( 6"6 6"6( 6"6 6"6 6"6 6"6 6"6# 6"6( 6("6##666(6(666(6#6(66(666

=

!

"

#$%$&

'()$)*

$

$

+

,

- )

.

Page 19: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

PMF Series Mechanical data

PMF Series Datasheet © Ericsson Power Modules, June 2004 19

Page 20: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

PME Series Mechanical data

PME Series Datasheet © Ericsson Power Modules, June 200420

Page 21: PMG 4318T beta1file.yizimg.com/316215/2009051309222754.pdf · powering complex multi-processor digital systems. This product employs double-sided sur-face mount construction and provides

21 EN/LZT 146 075 R1A ©Ericsson Power Modules, June 2004PMF Series Datasheet

Sales Offi ces and Contact Information

Company HeadquartersEricsson Power Modules ABLM Ericssons väg 8SE-126 25 StockholmSweden

Phone: +46-8-568-69620Fax: +46-8-568-69599

ChinaEricsson Simtek Electronics Co.33 Fuhua RoadJiading DistrictShanghai 201 818

Phone: +86-21-5951-6258Fax: +86-21-5951-6188

France, Switzerland, BeneluxEricsson Power Modules ABBat Sologne17 Rue des 4 vents92380 Garches

Phone: +33-1-4741-5244Fax: +33-1-4741-5244

North and South America Ericsson Inc. Power Modules6300 Legacy Dr.Plano, TX 75024

Phone: +1-972-583-5254 +1-972-583-6910Fax: +1-972-583-7839

Hong Kong (Asia Pacifi c)Ericsson Ltd.12/F. Devon House979 King’s RoadQuarry BayHong Kong

Phone: +852-2590-2453Fax: +852-2590-7152

Italy, Spain (Mediterranean)Ericsson Power ModulesVia Cadorna 7120090 Vimodrone (MI)Italy

Phone: +39-02-265-946-07Fax: +39-02-265-946-69

UK, EireEricsson Power Modules ABUnited Kingdom

Phone: +44-1869-233-992Fax: +44-1869-232-307

All other countriesContact Company Headquartersor visit our website:www.ericsson.com/powermodules

Information given in this data sheet is believed to be accurate and reliable. No re sponsibility is assumed for the con sequences of its use nor for any infringement of patents or other rights of third parties which may result from its use. No license is grant ed by implication or otherwise under any patent or patent rights of Ericsson Power Modules. These products are sold only ac cording to Ericsson Power Modules’ general conditions of sale, unless oth erwise con fi rmed in writing. Specifi cations subject to change without notice.