PG PROGRAMMES - St.Peter's Engineering College

1

ACADEMIC REGULATIONS

(CHOICE BASED CREDIT SYSTEM (CBCS))

PG PROGRAMMES

For

M.Tech. - Embedded Systems

Regular Two Year Post Graduate Degree Programme

(Applicable for the batches admitted from 2020 - 2021)

St.Peter‟s Engineering College (UGC - Autonomous)

Approved by AICTE, Permanently Affiliated to JNTUH & Accredited by NBA Maisammaguda,Dhullapally(V),Kompally Road, Ranga Reddy (DisT.), Hyderabad-500 100,

Telangana State Contact Number: 9959222268

E-mail: [email protected] Web: www.stpetershyd.com

mailto:[email protected]

http://www.stpetershyd.com/

St.Peter’s Engineering College- UGC-Autonomous

2

M.Tech. - Regular Two Year Post Graduate Degree Programme (For batches admitted from the academic year 2020 - 21)

PREAMBLE

Institution is gearing up for several initiatives towards academic excellence, quality

improvement and administrative reforms. In view of this priority and in-keeping with the

Institution Vision and Mission; process was already initiated towards introduction of semester

system, grading system and credit system.

The above initiatives acquired further strength with University Grants Commission (UGC)

guidelines, informing all the Universities/Autonomous Colleges regarding UGC‟s new

initiatives, on speedy and substantive academic and administrative reforms regarding higher

education. Given this background St.Peter‟s Engineering College has framed this

REGULATION-2020. In short, it will be referred to as SR20.

Academic Programmes of the Institute are governed by rules and regulations approved by the

Governing Body. The academic rules and regulations are applicable to the students admitted

into Two year Postgraduate programmes offered by the college leading to Master of Technology

(M.Tech) degree from the academic year 2020-21 onwards.

VISION, MISSION, QUALITY POLICY

VISION: To promote quality education accessible to all sections of the Society without any

discrimination of caste, creed, color, gender and religion and help students to discover their true

potential.

MISSION:

IM1: To provide and equip stakeholders with knowledge and skills, social values and ethics,

scientific attitude and orientations for lifelong learning.

IM2 : To create an environment conductive to inhibiting their total involvement and participation

IM3: Provide infrastructure to arm the students with the competence to be at the forefront of

cutting edge technology and entrepreneurship in highly competitive global market.

QUALITY POLICY: St.Peter‟s Engineering College strives to establish a system of quality assurance

to continuously address, monitor and evaluate the quality of education offered to students, thus

promoting effective teaching-learning processes for the benefits of our students and making our

institution a centre of excellence for engineering and technological studies.

1. POST GRADUATE PROGRAMS OFFERED

St.Peter’s Engineering College, an autonomous college affiliated to JNTUH, offers M.Tech.

- Regular 2 years (4 semesters) Post Graduate Degree Programme, under Choice Based

Credit System (CBCS) with effect from the academic year 2020 - 21 onwards. The following

specializations are offered at present for the M. Tech. programme of study.


3

S.No Programme Offering Department

1 Electrical Power Systems Electrical and Electronics Engineering

2 Embedded Systems Electronics and Communication Engineering

2. ADMISSION CRITERIA AND MEDIUM OF INSTRUCTION

2.1 Admission into first year of M.Tech. - Regular Two Year Post Graduate Degree

Programme

2.1.1 Eligibility: Admission to the PGPs shall be made subject to eligibility, qualification and

specializations prescribed by the University from time to time, for each specialization under

each M.Tech programme.

2.1.2 Admission Procedure: Admission to the post graduate programme shall be made on the

basis of either the merit rank or Percentile obtained by the qualified student in the relevant

qualifying GATE Examination/ the merit rank obtained by the qualified student in an

entrance test conducted by Telangana State Government (PGECET) for M.Tech. programmes

/ an entrance test conducted by JNTUH/ on the basis of any other exams approved by the

University, subject to reservations as laid down by the Govt. from time to time.

(a) Category A: 70% seats are filled through TSPGECET/GATE counseling.

(b) Category B: 30% seats are filled by the management.

2.2 College Transfers: There shall be no college transfers after the completion of admission

process.

2.3 Medium of Instruction: The medium of instruction and examinations for the entire M.Tech.

- Regular Two Year Post Graduate Degree Programme will be in English only.

3. M.Tech. PROGRAMME STRUCTURE

3.1 Admitted under M.Tech. - Regular Two Year Post Graduate Degree Programme:

3.1.1 The M.Tech Programmes in E & T of JNTUH are of Semester pattern, with Four

Semesters consisting of Two academic years, each academic year having Two Semesters

(First/Odd and Second/Even Semesters). Each Semester shall be of 22 weeks duration

(inclusive of Examinations), with a minimum of 90 instructional days per Semester.

3.1.2 The student shall not take more than four academic years to fulfill all the academic

requirements for the award of M.Tech degree from the date of commencement of first

year first semester, failing which the student shall forfeit the seat in M.Tech programme.

3.2 UGC/AICTE specified definitions/ descriptions are adopted appropriately for various terms and

abbreviations used in these academic regulations/ norms, which are listed below.

3.2.1 Semester Scheme:

Each Semester shall have 'Continuous Internal Evaluation (CIE)' and 'Semester End

Examination (SEE)'. Choice Based Credit System (CBCS) and Credit Based Semester

System (CBSS) are taken as 'references' for the present set of Regulations. The terms

'SUBJECT' and 'COURSE' imply the same meaning here and refer to 'Theory Subject', or


4

'Lab Course', or „Design/Drawing Subject', or 'Mini Project with Seminar', or „Dissertation‟,

as the case may be.

3.2.2 Credit Courses:

All subjects/courses are to be registered by a student in a semester to earn credits.

Credits shall be assigned to each subject/course in a L : P : C (Lecture Periods: Practical

Periods : Credits) structure, based on the following general pattern.

i) One Credit - for One hour/Week/Semester for Theory/Lecture (L) Courses; and

ii) One Credit - for Two hours/Week/Semester for Laboratory/Practical (P)

/Project/Courses

3.2.3 Subject Course Classification

All subjects/courses offered for the Post-Graduate Programme in E & T (M.Tech Degree

Programme) are broadly classified as follows. The University has followed in general the

guidelines issued by AICTE/UGC.

S.No. Broad Course

Classification

Course Group/ Category Course Description

1 Core Courses (CoC)

PC- Professional Core

Includes subjects related to the parent

discipline/department/ branch of Engineering

Dissertation M.Tech Project or PG Project or

Major Project

Mini Project with Seminar Seminar based on core contents related to Parent Discipline/

Department/ Branch of Engineering

2

Elective Courses (EιE) PE - Professional

Electives

Includes elective subjects related to the parent

discipline/department/branch of Engineering

Mandatory Courses OE - Open Electives

Elective subjects which include inter-

disciplinary subjects or subjects in an

area outside the parent discipline/department/ branch of

Engineering

3 Mandatory Courses --- Non-Credit Audit Courses

4. COURSE REGISTRATION

4.1 A „Faculty Advisor or Counsellor‟ shall be assigned to a group of 15 students, who advises

the student about the M.Tech. Programme, its course structure and curriculum, choice/option

for subjects/courses, based on his/her competence, progress, and interest.

4.2 The Academic Section of the College invites „Registration Forms‟ from students within 15

days from the commencement of class work through „ON-LINE SUBMISSIONS‟, ensuring

„DATE and TIME Stamping‟. The ON-LINE Registration Requests for any „CURRENT

SEMESTER‟ shall be completed BEFORE the commencement of SEEs (Semester End

Examinations) of the „PRECEDING SEMESTER‟


5

4.3 A student can apply for online registration, only after obtaining the written approval from his

faculty advisor or counselor, which should be submitted to the College Academic Section

through the Head of the Department. A copy of it shall be retained with the Head of the

Department, the faculty advisor and the student.

4.4 If the student submits ambiguous choices or multiple options or erroneous (incorrect) entries

during online registration for the subject(s)/course(s) under a given/specified course group/

category as listed in the course structure, only the first mentioned subject/course in that

category will be taken into consideration.

4.5 Subject/course options exercised through online registration are final and cannot be changed

or inter-changed; further, alternate choices will not be considered. However, if the

subject/course that has already been listed for registration by the Head of the Department in a

semester could not be offered due to any unforeseen or unexpected reasons, then the student

shall be allowed to have alternate choice - either for a new subject (subject to offering of such

a subject), or for another existing subject (subject to availability of seats). Such alternate

arrangements will be made by the Head of the Department, with due notification and time-

framed schedule, within the first week from the commencement of class-work for that

semester.

4.6 Open Electives: Students have to choose open elective in II year I semester from the open

electives list as per course structure.

4.7 Professional Electives: Students have to choose two professional electives (PE-I and PE-II) in

I year I semester and another two professional electives (PE-III and PE-IV) in I year II

semester, and one more professional elective (PE-V) in II year I semester from the

professional electives list as per course structure.

5. SUBJECTS / COURSES TO BE OFFERED

A Subject/Course may be offered to the Students, if only a minimum of 1/3 of students

register to the course.

i) More than one faculty member may be allotted by the department to offer the same

subject (lab/practical‟s may be included with the corresponding theory subject in the

same semester) in any semester. However, selection choice for students will be based

on „first come first serve basis and CGPA criterion‟ (i.e. the first focus shall be on

early online entry from the student for registration in that semester, and the second

focus, if needed, will be on CGPA of the student).

ii) If more entries for registration of a subject come into picture, then the concerned Head

of the Department shall take necessary decision, whether or not to offer such a subject/ course

for two (or multiple) sections.

6. ATTENDANCE REQUIREMENTS

The programmes are offered based on a unit system with each subject being considered a unit.


6

Attendance is calculated separately for each subject.

6.1 Attendance in all classes (Lectures/Laboratories) is compulsory. The minimum required attendance

in each theory subject (also mandatory (audit) courses) including the attendance of mid-term

examination / Laboratory etc. is 75%. Two periods of attendance for each theory subject shall be

considered, if the student appears for the mid-term examination of that subject. This attendance

should also be included in the fortnightly upload of attendance to the University. The

attendance of mandatory (audit) courses should be uploaded separately to the University. A

student shall not be permitted to appear for the Semester End Examinations (SEE), if his

attendance is less than 75%.

6.2 A student's Seminar report and presentation on Mini Project shall be eligible for evaluation, only

if he ensures a minimum of 75% of his attendance in Seminar presentation classes on Mini

Project during that Semester.

6.3 Condoning of shortage of attendance (between 65% and 75%) up to a maximum of 10%

(considering the days of attendance in sports, games, NCC, NSS activities and Medical grounds)

in each subject (Theory/Lab/Mini Project with Seminar) of a semester shall be granted by the

College Academic Committee on genuine reasons.

6.4 A prescribed fee per subject shall be payable for condoning shortage of attendance after getting

the approval of College Academic Committee for the same. The College Academic Committee

shall maintain relevant documents along with the request from the student.

6.5 Shortage of Attendance below 65% in any subject shall in no case be condoned.

6.6 A Student, whose shortage of attendance is not condoned in any Subject(s) (Theory/Lab/Mini

Project with Seminar) in any Semester, is considered as „Detained in that Subject(s), and is not

eligible to write Semester End Examination(s) of such Subject(s), (in case of Mini Project with

Seminar, his/her Mini Project with Seminar Report or Presentation are not eligible for evaluation)

in that Semester; and he/she has to seek re-registration for those Subject(s) in subsequent

Semesters, and attend the same as and when offered.

6.7 A student fulfills the attendance requirement in the present semester, shall not be eligible for

readmission into the same class.

6.8 a) A student shall put in a minimum required attendance in at least three theory subjects

(excluding mandatory (audit) course) in first Year I semester for promotion to first Year II

Semester.

b) A student shall put in a minimum required attendance in at least three theory subjects

(excluding mandatory (audit) course) in first Year II semester for promotion to second Year I

Semester.

7. ACADEMIC REQUIREMENTS

The following academic requirements must be satisfied, in addition to the attendance

requirements mentioned in item no. 5. The performance of the candidate in each semester shall be


7

evaluated subject-wise, with a maximum of 100 marks per subject / course (theory / practical),

based on Internal Evaluation and Semester End Examination.

7.1 A student shall be deemed to have satisfied the academic requirements and earned the credits

allotted to each subject/course, if he secures not less than 40% of marks (30 out of 75 marks)

in the End Semester Examination, and a minimum of 50% of marks in the sum total of CIE

(Continuous Internal Evaluation) and SEE (Semester End Examination) taken together; in

terms of Letter Grades and this implies securing „B‟ Grade or above in a subject.

7.2 A student shall be deemed to have satisfied the academic requirements and earned the credits

allotted to Mini Project with seminar, if student secures not less than 50% marks (i.e. 50 out

of 100 allotted marks). The student would be treated as failed, if student (i) does not submit a

seminar report on Mini Project or does not make a presentation of the same before the

evaluation committee as per schedule or (ii) secures less than 50% marks in Mini Project with

seminar evaluation. The failed student shall reappear for the above evaluation when the

notification for supplementary examination is issued.

7.3 A student shall register for all subjects for total of 68 credits as specified and listed in the

course structure for the chosen specialization, put in the required attendance and fulfill the

academic requirements for securing 68 credits obtaining a minimum of „B‟ Grade or above in

each subject, 6.0 (in each semester) andand all 68 credits securing Semester Grade Point

Average (SGPA) 6.0, and shall passfinal Cumulative Grade Point Average (CGPA) (i.e.,

CGPA at the end of PGP) all the mandatory(audit) courses to complete the PGP successfully.

Note: (1) The SGPA will be computed and printed on the marks memo only if the candidate

passes in all the subjects offered and gets minimum B grade in all the subjects.

(2) CGPA is calculated only when the candidate passes in all the subjects offered in all

the semesters.

7.4 Marks and Letter Grades obtained in all those subjects covering the above specified 68 credits

alone shall be considered for the calculation of final CGPA, which will be indicated in the

Grade Card /Marks Memo of second year second semester.

7.5 If a student registers for extra subject(s) (in the parent department or other departments/ branches

of Engineering) other than those listed subjects totaling to 68 credits as specified in the course

structure, the performance in extra subject(s) (although evaluated and graded using the same

procedure as that of the required 68 credits) will not be considered while calculating the SGPA

and CGPA. For such extra subject(s) registered, percentage of marks and Letter Grade alone will

be indicated in the Grade Card/Marks Memo, as a performance measure, subject to completion of

the attendance and academic requirements as stated in items 5 and 6.1 - 6.3.

7.6 When a student is detained due to shortage of attendance in any subject(s) in any semester, no

Grade allotment will be made for such subject(s). However, he is eligible for re-registration of

such subject(s) in the subsequent semester(s), as and when next offered, with the academic


8

regulations of the batch into which he is re-registered, by paying the prescribed fees per subject.

In all these re-registration cases, the student shall have to secure a fresh set of internal marks and

Semester End Examination marks for performance evaluation in such subject(s), and

SGPA/CGPA calculations.

7.7 A student eligible to appear for the Semester End Examination in any subject, but absent from

it or failed (failing to secure „B‟ Grade or above), may reappear for that subject at the

supplementary examination as and when conducted. In such cases, his Internal Marks

assessed earlier for that subject will be carried over, and added to the marks secured in the

supplementary examination, for the purpose of evaluating his performance in that subject.

7.8 A Student who fails to earn 68 credits as per the specified course structure, and as indicated

above, within four academic years from the date of commencement of his first year first

semester, shall forfeit his seat in M.Tech programme and his admission shall stand

cancelled.

8. EVALUATION - DISTRIBUTION AND WEIGHTAGE OF MARKS

The performance of a student in each semester shall be evaluated subject-wise / course-wise

(irrespective of credits assigned) with a maximum of 100 marks for theory. For all theory

subjects/practicals, the distribution shall be 30 marks for CIE, and 70 marks for the SEE, and

a letter grade corresponding to the percentage of marks obtained shall be given.

8.1 Evaluation of Theory Subjects / Courses

A) Continuous Internal Evaluation:

For the theory subjects 70 marks shall be awarded for the performance in the Semester

End Examination and 30 marks shall be awarded for Continuous Internal Evaluation

(CIE). The Continuous Internal Evaluation shall be made based on the average of the

marks secured in the two Mid-Term Examinations conducted, first Mid-Term

examinations in the middle of the Semester and second Mid-Term examinations during

the last week of instruction. Each Mid-Term Examination shall be conducted for a total

duration of 120 minutes with Part „A‟ as compulsory consisting of 5 questions carrying

2 marks each (10 marks), and Part „B‟ with 3 questions to be answered out of 5

questions, each question carrying 5 marks (15 marks). The details of the Question Paper

pattern for Semester End Examination (Theory) are given below:

The Semester End Examination will be conducted for 75 marks. It consists of two

parts.

i) Part A for 25 marks, ii) Part B for 50 marks.

Part A is compulsory and consists of 5 questions, one from each unit and carrying

5 marks each.

Part B consists of 5 questions carrying 10 marks each. There will be two

questions from each unit and only one should be answered


9

i) The subjective paper shall contain two parts i.e. Part A and Part B. Part A is compulsory

question carries 10 marks for which there may be a 5 sub questions carries two mark

each and Part B carries 15 marks for which there will be 3 essay questions with internal

choice.

ii) The student should submit first assignment before the commencement of the first mid

term examinations, and second assignment before the commencement of the second

mid- term examinations.

B) Semester End Examinations: The duration of SEE is 3 hours. The details of the

question paper pattern are as follows:

The end semester examinations will be conducted for 70 marks consisting of two

parts viz. i) Part- A for 20 marks, ii) Part - B for 50 marks.

Part-A is compulsory question which consists of ten questions (two from each unit)

carries 2 marks each.

Part-B consists of five questions each carries 10 marks each. One question from each

unit with internal choice (i.e., a or b).

8.2 Evaluation of Practical Subjects/Courses: In any semester, a student has to complete all

exercises in each practical/laboratory course and get the record certified by the concerned

Head of the Department to be eligible for Semester End Examination. For practical/laboratory

Subjects, there shall be a Continuous Internal Evaluation (CIE) during the semester for 30

internal marks and 70 marks for Semester End Examination (SEE).

C) Continuous Internal Evaluation (CIE): Out of the 30 marks, 15 marks are allocated

for day-to-day work evaluation and for remaining15 marks - two mid-term

examinations of each 15 marks will be conducted by the concerned laboratory teacher

for a duration of two hours and the better performance of the two mid-term

examinations is taken into account.

D) Semester End Examination (SEE): The SEE for practical Subject / Course shall be

conducted at the end of the semester by one Internal and one External Examiners

appointed by the Head of the Institution as per the recommendation of the concerned

Head of the Department.

8.3 There shall be Mini Project with Seminar during I year II semester for internal evaluation of 100

marks. The Departmental Academic Committee (DAC) will review the progress of the mini

project during the seminar presentations and evaluate the same for 50 marks. Mini Project Viva

Voce will be evaluated by the DAC for another 50 marks before the semester end examinations.

Student shall carryout the mini project in consultation with the mini project supervisor which may

include critically reviewing the literature, project implementation and submit it to the department

in the form of a report and shall make an oral presentation before the DAC consisting of Head of

the Department, Mini Project supervisor and two other senior faculty members of the department.

The student has to secure a minimum of 50% of marks in i) seminar presentation and ii) mini


10

project viva voce, to be declared successful. If he fails to obtain the minimum marks, he has to

reappear for the same as and when scheduled.

8.4 Every candidate shall be required to submit a dissertation on a topic approved by the Dissertation

Review Committee.

8.5 A Dissertation Review Committee (DRC) shall be constituted with the Head of the Department as

Chairperson, Dissertation Supervisor and one senior faculty member of the Department offering

the M. Tech. programme.

a) Registration of Dissertation Work: A candidate is permitted to register for the Dissertation

Work after satisfying the attendance requirement in all the subjects, both theory and

laboratory.

b) After satisfying 7.7, a candidate must present in Dissertation Work Review - I, in consultation

with his Dissertation Supervisor, the title, objective and plan of action of his Dissertation

work to the Dissertation Review Committee (DRC) for approval within four weeks from the

commencement of Second year First Semester. Only after obtaining the approval of the DRC

can the student initiate the Dissertation work.

8.6 If a candidate wishes to change his supervisor or topic of the Dissertation, he can do so with the

approval of the DRC. However, the DRC shall examine whether or not the change of

topic/supervisor leads to a major change of his initial plans of Dissertation proposal. If yes, his

date of registration for the project work starts from the date of change of Supervisor or topic as

the case may be.

8.7 A candidate shall submit his Dissertation progress report in two stages at least with a gap of three

months between them.

8.8 The work on the Dissertation shall be initiated at the beginning of the II year and the duration of

the Dissertation is two semesters. A candidate is permitted to submit Dissertation Thesis only

after successful completion of all theory and practical courses with the approval of DRC not

earlier than 40 weeks from the date of approval of the Dissertation work. For the approval of

DRC the candidate shall submit the draft copy of thesis to the Head of the Department and make

an oral presentation before the DRC.

8.9 The Dissertation Work Review - II in II Year I Sem. carries internal marks of 100. Evaluation

should be done by the DRC for 50 marks and the Supervisor will evaluate the work for the other

50 marks. The Supervisor and DRC will examine the Problem Definition, Objectives, Scope of

Work, Literature Survey in the same domain and progress of the Dissertation Work. A candidate

has to secure a minimum of 50% of marks to be declared successful in Dissertation Work Review

- II. If he fails to obtain the minimum required marks, he has to reappear for Dissertation Work

Review - II as and when conducted.

8.10 The Dissertation Work Review - III in II Year II Sem. carries 100 internal marks. Evaluation

should be done by the DRC for 50 marks and the Supervisor will evaluate it for the other 50


11

marks. The DRC will examine the overall progress of the Dissertation Work and decide whether

or not the Dissertation is eligible for final submission. A candidate has to secure a minimum of

50% of marks to be declared successful in Dissertation Work Review - III. If he fails to obtain the

required minimum marks, he has to reappear for Dissertation Work Review - III as and when

conducted. For Dissertation Evaluation (Viva Voce) in II Year II Sem. there are external marks of

100 and it is evaluated by the external examiner. The candidate has to secure a minimum of 50%

marks in Dissertation Evaluation (Viva-Voce) examination.

8.11 Dissertation Work Reviews - II and III shall be conducted in phase I (Regular) and Phase II

(Supplementary). Phase II will be conducted only for unsuccessful students in Phase I. The

unsuccessful students in Dissertation Work Review - II (Phase II) shall reappear for it at the time

of Dissertation Work Review - III (Phase I). These students shall reappear for Dissertation Work

Review - III in the next academic year at the time of Dissertation Work Review - II only after

completion of Dissertation Work Review - II, and then Dissertation Work Review - III follows.

The unsuccessful students in Dissertation Work Review - III (Phase II) shall reappear for

Dissertation Work Review - III in the next academic year only at the time of Dissertation Work

Review - II (Phase I).

8.12 After approval from the DRC, a soft copy of the thesis should be submitted for ANTI-

PLAGIARISM check and the plagiarism report should be submitted to the University and be

included in the final thesis. The Thesis will be accepted for submission, if the similarity index is

less than 30%. If the similarity index has more than the required percentage, the student is

advised to modify accordingly and re-submit the soft copy of the thesis after one month. The

maximum number of re-submissions of thesis after plagiarism check is limited to TWO. The

candidate has to register for the Dissertation work and work for two semesters. After three

attempts, the admission is liable to be cancelled. The college authorities are advised to make

plagiarism check of every soft copy of theses before submissions.

8.13 Three copies of the Dissertation Thesis certified by the supervisor shall be submitted to the

College/School/Institute, after submission of a research paper related to the Dissertation work in a

UGC approved journal. A copy of the submitted research paper shall be attached to thesis.

8.14 The thesis shall be adjudicated by an external examiner selected by the University. For this,

the Principal of the College/School/Institute shall submit a panel of three examiners from among

the list of experts in the relevant specialization as submitted by the supervisor concerned and

Head of the Department.

8.15 If the report of the external examiner is unsatisfactory, the candidate shall revise and resubmit

the Thesis. If the report of the examiner is unsatisfactory again, the thesis shall be summarily

rejected. Subsequent actions for such dissertations may be considered, only on the specific

recommendations of the external examiner and /or Dissertation Review Committee. No further

correspondence in this matter will be entertained, if there is no specific recommendation for

resubmission.


12

8.16 If the report of the examiner is satisfactory, the Head of the Department shall coordinate and

make arrangements for the conduct of Dissertation Viva-Voce examination. The Dissertation

Viva-Voce examination shall be conducted by a board consisting of the Supervisor, Head of the

Department and the external examiner who adjudicated the Thesis. The candidate has to secure a

minimum of 50% of marks in Dissertation Evaluation (Viva-Voce) examination.

8.17 If he fails to fulfill the requirements as specified in 8.17, he will reappear for the Dissertation

Viva Voce examination only after three months. In the reappeared examination also, if he fails to

fulfill the requirements, he will not be eligible for the award of the degree, unless he is asked to

revise and resubmit his Dissertation Work by the board within a specified time period (within

four years from the date of commencement of his first year first semester).

8.18 The Dissertation Viva-Voce External examination marks must be submitted to the University

on the day of the examination.

8.19 For mandatory(audit) courses, a student has to secure 40 marks out of 100 marks (i.e.

40% of the marks allotted) in the continuous internal evaluation for passing the

subject/course. These marks should also be uploaded along with the internal marks of other

subjects.

8.20 No marks or letter grades shall be allotted for mandatory(audit) courses. Only Pass/Fail

shall be indicated in Grade Card.

9. RE-ADMISSION/RE-REGISTRATION

9.1 Re-Admission for Discontinued Student

A student, who has discontinued the M.Tech. degree programme due to any reason whatsoever,

may be considered for 'readmission' into the same degree programme (with the same

specialization) with the academic regulations of the batch into which he gets readmitted, with

prior permission from the authorities concerned, subject to item 7.6.

9.2 If a student is detained in a subject (s) due to shortage of attendance in any semester, he may be

permitted to re-register for the same subject(s) in the same category (core or elective group) or

equivalent subject, if the same subject is not available, as suggested by the Board of Studies of

that department, as and when offered in the subsequent semester(s), with the academic

regulations of the batch into which he seeks re-registration, with prior permission from the

authorities concerned, subject to item 3.1.2.

9.3 A candidate shall be given one chance to re-register and attend the classes for a maximum of two

subjects, if the internal marks secured by a candidate are less than 50% and failed in those

subjects but fulfilled the attendance requirement. A candidate must re-register for failed subjects

within four weeks of commencement of the class work and secure the required minimum

attendance. In the event of the student taking this chance, his Continuous Internal Evaluation

(internal) marks and Semester End Examination marks obtained in the previous attempt stand

cancelled.


13

10. EXAMINATIONS AND ASSESSMENT - THE GRADING SYSTEM

10.1 Grades will be awarded to indicate the performance of each student in each Theory Subject, or

Lab/Practicals, or Mini Project with Seminar, Dissertation, etc., based on the percentage of marks

obtained in CIE + SEE (Continuous Internal Evaluation + Semester End Examination, both taken

together) as specified in Item 7 above, and a corresponding Letter Grade shall be given.

10.2 As a measure of the student‟s performance, a 10-point Absolute Grading System using the

following Letter Grades (UGC Guidelines) and corresponding percentage of marks shall be

followed:

% of Marks Secured (Class Intervals) Letter Grade

(UGC Guidelines)

Grade

Points

90% and above O (Outstanding) 10

Below 90% but not less than 80% A+ (Excellent) 9

Below 80% but not less than 70% A (Very Good) 8

Below 70% but not less than 60% B+ (Good) 7

Below 60% but not less than 50% B (Average) 6

Below 50% ( < 50% ) F (Fail) 0

Absent Ab 0

10.3 A student obtaining F Grade in any Subject is deemed to have „failed‟ and is required to

reappear as „Supplementary Candidate‟ for the Semester End Examination (SEE), as and

when conducted. In such cases, his Internal Marks (CIE Marks) in those subjects will remain

as obtained earlier.

10.4 If a student has not appeared for the examinations, „Ab‟ Grade will be allocated to him for

any subject and shall be considered „failed‟ and will be required to reappear as

„Supplementary Candidate‟ for the Semester End Examination (SEE), as and when

conducted.

10.5 A Letter Grade does not imply any specific marks percentage; it is only the range of

percentage of marks.

10.6 In general, a student shall not be permitted to repeat any Subject/ Course (s) only for the sake

of „Grade Improvement‟ or „SGPA/ CGPA Improvement‟.

10.7 A student earns Grade Point (GP) in each Subject/ Course, on the basis of the Letter Grade

obtained by him in that Subject/ Course. The corresponding „Credit Points‟ (CP) are computed

by multiplying the Grade Point with Credits for that particular Subject/ Course.

Credit Points (CP) = Grade Point (GP) x Credits …. For a Course

10.8 The student passes the Subject/ Course only when he gets GP≥6(B Grade or above).

10.9 The Semester Grade Point Average (SGPA) is calculated by dividing the Sum of Credit

Points(CP) secured from ALL Subjects/ Courses registered in a Semester, by the Total

Number of Credits registered during that Semester. SGPA is rounded off to TWO Decimal

Places. SGPA is thus computed as

SGPA = Ci Gi𝑁𝑖=1 } /{ Ci 𝑁

𝑖=1 } … for each Semester,


14

where „i‟ is the subject indicator index (takes into account all Subjects in a semester), ‘N’ is

the no. of subjects „registered‟ for the semester (as specifically required and listed under the

course structure of the parent department), Ci is the no. of credits allotted to that ith subject, and

Gi represents the grade points (GP) corresponding to the letter grade awarded for that ith

subject.

10.10 The Cumulative Grade Point Average (CGPA) is a measure of the overall cumulative

performance of a student over all semesters considered for registration. The CGPA is the ratio

of the total credit Points secured by a student in all registered Courses in all semesters, and the

total number of credits registered in all the semesters. CGPA is rounded off to two decimal

places. CGPA is thus computed from the I year II semester onwards, at the end of each

semester, as per the formula

CGPA = { Cj Gj𝑀𝐽=1 } /{ Cj 𝑀

𝑗=1 } … for all S semesters registered

(ie., upto and inclusive of S Semesters, S≥2)

where ‘M’ is the total number of subjects (as specifically required and listed under the course

structure of the parent department) the Student has „registered‟ from the I year I semester

onwards upto and inclusive of the semester S (obviously M > N ), „j‟ is the subject indicator

index (takes into account all Subjects from 1 to S semesters), is the no. of credits allotted to

the jth subject, and represents the Grade Points (GP) corresponding to the letter grade awarded

for that jth

subject. After registration and completion of I year I semester however, the SGPA

of that semester itself may be taken as the CGPA, as there are no cumulative effects.

Illustration of calculation of SGPA

Course/Subject Credits Letter

Grade

Grade

points Credit Points

Course 1 3 A 8 3*8=24

Course 2 3 O 10 3*10=30

Course 3 3 B 6 3*6=18

Course 4 3 B 6 3*6=18

Course 5 2 A+ 9 2*9=18

Course 6 2 B 6 2*6=12

Course 7 2 A 8 2*8=16

18 136

SGPA = 136/18 = 7.55


15

Illustration of calculation of CGPA

Semester Credits SGPA Credits * SGPA

Semester I 18 7.5 18*7.5 = 135

Semester II 18 6 18*6 = 108

Semester III 12 6.5 12*6.5 = 78

Semester IV 20 6 20*6 = 120

68 441

CGPA = 441/68 = 6.48

11 AWARD OF DEGREE AND CLASS

11.1 If a student who registers for all the specified Subjects/ Courses as listed in the Course

Structure, satisfies all the Course Requirements, and passes the examinations prescribed in

the entire PG 6.0), shall be Programme (PGP), and secures the required number of 68 Credits

(with CGPA declared to have „QUALIFIED‟ for the award of the M.Tech. Degree in the

chosen Branch of Engineering and Technology with the specialization that he was admitted

into.

11.2 Award of Class

After a student has earned the requirements prescribed for the completion of the programme

and is eligible for the award of M.Tech. Degree, he shall be placed in one of the following

three classes based on the CGPA.

12 WITHHOLDING OF RESULTS

If the student has not paid the dues, if any, to the University or if any case of indiscipline is

pending against him, the result and degree of the student will be withheld and he will not be

allowed into the next semester.

13 GENERAL

13.1 Credit: A unit by which the course work is measured. It determines the number of hours of

instructions required per week. One credit is equivalent to one hour of teaching (lecture or

tutorial) or two hours of practical work/field work per week.

13.2 Credit Point: It is the product of grade point and number of credits for a course.

13.3 Wherever the words “he”, “him”, “his”, occur in the regulations, they shall include “she”,

“her”.

13.4 The academic regulation should be read as a whole for the purpose of any interpretation.

13.5 In case of any doubt or ambiguity in the interpretation of the above rules, the decision of the

Class Awarded CGPA

First Class with Distinction ≥ 7.75 CGPA

First Class 6.75≤ CGPA < 7.75

Second Class 6.00≤ CGPA < 6.75


16

University is final.

13.6 The University may change or amend the academic regulations or syllabi at any time and the

changes or amendments made shall be applicable to all the students with effect from the dates

notified by the University.

14. MALPRACTICE

Malpractice Rules: Disciplinary action for improper conduct in examinations

S.

No.

Nature of Malpractices / Improper Conduct Punishment

1 (a) Possesses or keeps accessible in examination hall, any paper, note

book, programmable calculators, Cell phones, pager, palm

computers or any other form of material concerned with or related

to the subject of the examination (theory or practical) in which he

is appearing but has not made use of (material shall include any

marks on the body of the candidate which can

be used as an aid in the subject of the examination.

Expulsion from the

examination hall and

cancellation of the

performance in that

subject only.

1(b) Gives assistance or guidance or receives it from any other

candidate orally or by any other body language methods or

communicates through cell phones with any candidate or

persons in or outside the exam hall in respect of any matter.

Expulsion from the


cancellation of the

performance in that

subject only of all the

candidates involved. In

case of an outsider, he will

be handed over to the

police and a case is

registered against him.

2 Has copied in the examination hall from any paper, book,

programmable calculators, palm computers or any other form of

material relevant to the subject of the examination (theory or

practical) in which the candidate is appearing.

Expulsion from the


cancellation of the

performance in that subject

and all other subjects the

candidate has already

appeared including

practical examinations and

project work and shall not

be permitted to appear for


17

the remaining

examinations of the

subjects of that

semester/year. The Hall

Ticket of the candidate is

to be cancelled and sent to

the

Principal.

3 Impersonates any other candidate in connection with the

examination.

The candidate who has

impersonated shall be

expelled from examination

hall. The candidate is also

debarred and forfeits the

seat. The performance of

the original candidate who

has been impersonated,

shall be cancelled in all the

subjects of the

examination (including

practical‟s and project

work) already appeared

and shall not be allowed to

appear for examinations of

the remaining subjects of

that semester/year. The

candidate is also debarred

for two consecutive

semesters from class work

and all examinations. The

continuation of the course

by the candidate is subject

to the academic

regulations in connection

with forfeiture of seat. If

the imposter is an outsider,

he will be

handed over to the police

and a case is registered


18

against him.

4 Smuggles in the Answer book or additional sheet or takes out or

arranges to send out the question paper during the examination or

answer book or additional sheet, during or after the examination.

Expulsion from the


cancellation of


and all the other subjects

the candidate has already

appeared including



be permitted for the

remaining examinations of

the subjects of that

semester/year. The


for two consecutive





to the academic


with

forfeiture of seat.


19

5 Uses objectionable, abusive or offensive language in the answer

paper or in letters to the examiners

or writes to the examiner requesting him to award pass marks.

Cancellation of the

performance in that

subject.

6 Refuses to obey the orders of the Addl. Controller of examinations

/ any officer on duty or misbehaves or creates disturbance of any

kind in and around the examination hall or organizes a walk out or

instigates others to walk out, or threatens the addl. Controller of

examinations or

any person on duty in or outside the

examination hall of any injury to his person or to any of his

relations whether by words, either spoken or written or by signs or

by visible representation, assaults the addl. Controller of

examinations, or any person on duty in or outside the examination

hall or any of his relations, or indulges in any other act of

misconduct or mischief which result in damage to or destruction of

property in the examination hall or any part of the College campus

or engages in any other act which in the opinion of the officer on

duty amounts to use of unfair means or misconduct or has the

tendency to disrupt the orderly conduct of the examination.

In case of students of the

college, they shall be

expelled from examination

halls and cancellation of

their performance in that

subject and all other

subjects the candidate(s)

has (have) already

appeared and shall not be

permitted to appear for the



semester/year. The

candidates also are

debarred and forfeit their

seats. In case of

outsiders, they will be

handed over to the police

and a police case is

registered against them.

7 Leaves the exam hall taking away answer script or intentionally

tears of the script or any part thereof inside or outside the

examination hall.

Expulsion from the


cancellation of


and all the other subjects

the candidate has already

appeared including






semester/year. The



20

for two consecutive





to the academic


with forfeiture of

seat.

8 Possess any lethal weapon or firearm in the examination

hall.

Expulsion from the


cancellation of the


and all other subjects the

candidate has already

appeared including






semester/year. The


and forfeits the seat.

9 If student of the college, who is not a candidate for the particular

examination or any person not connected with the college indulges

in any malpractice or improper conduct mentioned in clause 6 to 8.

Student of the colleges

expulsion from the


cancellation of the

performance in that


subjects the candidate has

already appeared including






semester/year. The


21


and forfeits the seat.

Person(s) who do not

belong to the College will

be handed over to police

and, a police case will be

registered

against them.

10 Comes in a drunken condition to the

examination hall.

Expulsion from the


cancellation of the

performance in that



already appeared including




remaining examinations

of the subjects of that

semester/year.

11 Copying detected on the basis of internal evidence, such as, during

valuation or during special scrutiny.

Cancellation of the

performance in that



appeared including


project work of that

semester/year

examinations.

12 If any malpractice is detected which is not covered in the above

clauses 1 to 11 shall be reported to the principal for further action

to award suitable punishment.

15. SCOPE

i) The academic regulations should be read as a whole, for the purpose of any

interpretation.


22

ii) The above mentioned rules and regulations are applicable in general to M.Tech., unless

and otherwise specific.

iii) In case of any doubt or ambiguity in the interpretation of the above rules, the decision

of the Chairman of the Academic Council is final.

16. REVISION AND AMENDMENTS TO REGULATIONS

The Academic Council may revise or amend the academic regulations, course structure or

syllabi at any time, and the changes or amendments made shall be applicable to all students

with effect from the dates notified by the Academic Council Authorities.

<<<>>>


23

St. PETER’S ENGINEERING COLLEGE

UGC AUTONOMOUS

(Approved by AICTE, New Delhi, Affiliated to JNTUH)

Accredited by NAAC with ‘A’ grade

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING

COURSE STRUCTURE

M. Tech., ( EMBEDDED SYSTEMS)

(WITH EFFECT FROM ACADEMIC YEAR 2020- 21 ADMITTED BATCH)

I M TECH I SEM

COURSE CODE COURSE TITLE

COURSE

AREA

HOURS/WEEK CREDIT

L T P

AS20-D55PC01

MICROCONTROLLERS & PROGRAMMABLE DIGITAL SIGNAL PROCESSORS PC-I 3 0 0 3

AS20-D55PC02

REAL TIME SYSTEM DESIGN WITH

EMBEDDED LINUX PC-II 3 0 0 3

AS20-D55PE11

PROGRAMMING LANGUAGES FOR

EMBEDDED SOFTWARE

PE-I 3

0

0

3

AS20-D55PE12

AI & MACHINE LEANING

AS20-D55PE13

COMPUTER VISION

AS20-D55PE21 COMMUNICATIONS BUSES & INTERFACES

PE-II 3

0

0

3

AS20-D55PE22 PARALLEL PROCESSING

AS20-D55PE23 ADVANCED COMPUTER

ARCHITECTURE

AS20-D55HS01 RESEARCH METHODOLOGY AND IPR HSMC 2 0 0 2

AS20-D55AC1X AUDIT COURSE - I AC-I 2 0 0 0

PRACTICAL COURSES

AS20-D55PC03 MICROCONTROLLER & PROGRAMMABLE DIGITAL SIGNAL PROCESSORS LAB PC 0 0 4 2

AS20-D55PC04 SYSTEM DESIGN WITH EMBEDDED

LINUX LAB PC 0 0 4 2

TOTAL 16 0 8 18

I M TECH II SEM

S.NO COURSE TITLE

COURSE

AREA

HOURS/WEEK CREDIT

L T P

AS20-D55PC05

RTL SIMULATION AND SYNTHESIS

WITH PLDS PC-III 3 0 0 3

AS20-D55PC06

ADVANCED DIGITAL SIGNAL

PROCESSING PC-IV 3 0 0 3

AS20-D55PE31 IOT AND ITS APPLICATIONS

PE-III 3 0 0 3

Giving Wings to Thoughts


24

AS20-D55PE32 SIGNAL PROCESSING FOR VLSI

AS20-D55PE33 SOC ARCHITECTURE

AS20-D55PE41 HARDWARE AND SOFTWARE CO-

DESIGN

PE-IV 3 0 0 3 AS20-55PE042 NETWORK SECURITY AND

CRYPTOGRAPHY

AS20-55PE043 PHYSICAL DESIGN AUTOMATION

AS20-D55AC2X AUDIT COURSE - II AC-II 2 0 0 0

PRACTICAL COURSES

AS20-D55PC07 RTL SIMULATION AND SYNTHESIS

WITH PLDS LAB PC 0 0 4 2

AS20-D55PC08 ADVANCED DIGITAL SIGNAL

PROCESSING LAB PC 0 0 4 2

AS20-D55PW01 MINI PROJECT WITH SEMINAR PW 0 0 4 2

TOTAL 14 0 12 18

II M TECH I SEM

S.NO COURSE TITLE

COURSE

AREA

HOURS/WEEK CREDIT

L T P

AS20-D55PE51 SCRIPTING LANGUAGES

PE-V 3

0

0

3

AS20-D55PE52 MEMORY TECHNOLOGIES

AS20-D55PE53 WIRELESS SENSOR NETWORKS

AS20-D55OE1X OPEN ELECTIVE(THROUGH MOOCS) OE 3 0 0 3

AS20-D55PW02 DISSERTATION PHASE - I PW 0 0 20 10

TOTAL 6 0 20 16

S.NO COURSE TITLE

COURS

E AREA

HOURS/WEEK CREDIT

L T P

AS20-

D55PW03 DISSERTATION PHASE - II

PW

0 0 32 10

DISSERTATION VIVA-VOCE 6

Total 0 0 32 16

Total credits: 68


25

AS20-D55AC1X -AUDIT COURSE-I(any one of the following)

COURSE

CODE COURSE TITLE

COURSE

AREA

HOURS/WEEK

CREDIT L T P

AS20-

D55AC11

ENGLISH FOR RESEARCH PAPER

WRITING AC 2 0 0 0

AS20-

D55AC12

DISASTER MANAGEMENT

AC 2 0 0 0

AS20-

D55AC13

SANSKRIT FOR TECHNICAL

KNOWLEDGE

AC

2 0 0 0

AS20-

D55AC14

VALUE EDUCATION AC

2 0 0 0

AS20-D55OE1X - OPEN ELECTIVE-I (THROUGH MOOCS)(any one of the following)

COURSE

CODE COURSE TITLE

COURSE

AREA

HOURS/WEEK

CREDIT L T P

AS20-

D55OE11

DISASTER PREPAREDNESS &

PLANNING MANAGEMENT

(OFFERED BY CE)

OE

3 0 0 3

AS20-

D55OE12

QUANTITATIVE ANALYSIS FOR

BUSINESS DECISIONS (OFFERED BY

ME)

OE

3 0 0 3

AS20-

D55OE13

RELIABILITY ENGINEERING

RENEWABLE ENERGY SOURCES

(OFFERED BY EEE)

OE

3 0 0 3

AS20-

D55OE14

FUNDAMENTALS OF

MANAGEMENT FOR ENGINEERS

CYBER LAW & ETHICS (OFFERED

BY CSE/IT)

OE

3 0 0 3


26

CREDITS DISTRIBUTION

AS20-D55AC02X- AUDIT COURSE-II(any one of the following)

COURSE

CODE COURSE TITLE

COURSE

AREA

HOURS/WEEK

CREDIT L T P

AS20-D55AC21 PERSONALITY DEVELOPMENT

THROUGH LIFE ENLIGHTENMENT

SKILLS

AC

2 0 0 0

AS20-D55AC22 PEDAGOGY STUDIES AC 2 0 0 0

AS20-D55AC23 STRESS MANAGEMENT BY YOGA AC 2 0 0 0

AS20-D55AC24 ECONOMIC POLICIES IN INDIA AC 2 0 0 0

SEM I-I I-II II-I II-II TOTAL

SPEC AICTE

PCC 10 10 3 23 23

PE 6 6 3 15 15

AC 0 0

PW 2 10 16 28 28

HS&MC 2 2 2

TOTAL 18 18 16 16 68 68

68


27

I M.Tech-I SEM (ES)

Course Title: MICROCONTROLLERS

AND PROGRAMMABLE DIGITAL

SIGNAL PROCESSORS

Course Code: AS20-D55PC01

Teaching Scheme (L:T:P): 3 1 0 Credits:3

Type of Course: Lecture + Assignment Total Contact Periods:48 h

Continuous Internal Evaluation-30 Marks Semester End Exams-70 Marks

Prerequisites: Micro processor and Micro Controllers,, DSP

Programme: ECE

Course Overview:

A Microcontroller is a small and low-cost microcomputer, which is designed to perform the specific

tasks of embedded systems like displaying microwave‟s information, receiving remote signals etc.

The general microcontroller consists of the processor, the memory (RAM, ROM, EPROM), Serial

ports, peripherals (timers, counters) etc.

PDSPs do not provide all of the programmer friendly features typically available on general purpose

processors. As a result, these achieve higher performance with low cost and low power consumption.

The first generation DSPs were developed for high- throughput (millions of operations per second)

audio signal processing.

Course Objectives: The course should enable the students to:

1. Compare and select ARM processor core based SOC with several features/peripherals based

on requirements of embedded applications.

2. Identify and characterize architecture of Programmable DSP Processors

3. Develop small applications by utilizing the ARM processor core and DSP processor based

platform

Course Outcomes(s)

CO# Course Outcomes PO PSO

C111.1 Analyze the characteristics of ARM Cortex-M3 processor. 1,2,3 1

C111.2 Understand the various Exceptions and Interrupts in Cortex-M3

processor.

1,2,4 1

C111.3 Study and analyze the features of LPC 17xx microcontrollers

based on Cortex-M3 processor.

1,2 1

C111.4 Identify and analyze the characteristics Programmable DSP

Processors..

1,2 1

C111.5 Understand the TMS320C6000 series DSP Processor

architectures

1,2,5 1

C111.6 Develop small applications by utilizing the ARM processor core

and DSP processor based platform.

1,2,5 1


28

COURSE CONTENT (SYLLABUS)

UNIT-I : ARM Cortex-M3 processor: Applications, Programming model – Registers,

Operation - modes, Exceptions and Interrupts, Reset Sequence Instruction Set, Unified

AssemblerLanguage, Memory Maps, Memory Access Attributes, Permissions, Bit-Band

Operations, Unaligned and Exclusive Transfers. Pipeline, Bus Interfaces.

UNIT-II :Exceptions, Types, Priority, Vector Tables, Interrupt Inputs and Pending

behaviour, Fault Exceptions, Supervisor and Pendable Service Call, Nested Vectored

Interrupt Controller, Basic Configuration, SYSTICK Timer, Interrupt Sequences, Exits,

Tail Chaining, Interrupt Latency.

UNIT-III: LPC 17xx microcontroller- Internal memory, GPIOs, Timers, ADC, UART

and other serial interfaces, PWM, RTC, WDT.

UNIT-IV: Programmable DSP (P-DSP) Processors:

Harvard architecture, Multi port memory, architectural structure of P-DSP- MAC unit, Barrel shifters,

Introduction to TI DSP processor family

UNIT-V: VLIW architecture and TMS320C6000 series, architecture study, data paths,

cross paths, Introduction to Instruction level architecture of C6000 family, Assembly

Instructions memory addressing, for arithmetic, logical operations

TEXT BOOKS:

1. Joseph Yiu, “The definitive guide to ARM Cortex-M3”, Elsevier, 2nd

Edition

2. Venkatramani B. and Bhaskar M. “Digital Signal Processors: Architecture,

Programming and Applications” , TMH , 2nd

Edition

REFERENCES:

1. Sloss Andrew N, Symes Dominic, Wright Chris, “ARM System Developer's Guide:

Designing and Optimizing”, Morgan Kaufman Publication.

2. Steve furber, “ARM System-on-Chip Architecture”, Pearson Education

3. Frank Vahid and Tony Givargis, “Embedded System Design”, Wiley

4. Technical references and user manuals on www.arm.com, NXP Semiconductor

www.nxp.com and Texas Instruments www.ti.com

Online Resources (SWAYAM/NPTEL/MOOCS/COURSERA):

1. https://www.youtube.com/watch?v=SKuywStjBLY

2. https://www.youtube.com/watch?v=GlbJxX130iE

3. http://nptel.vtu.ac.in/VTU-NMEICT/MP/Web-links-MP-Final.pdf

4. https://nptel.ac.in/courses/117/102/117102060/

5. https://freevideolectures.com/blog/130-nptel-iit-online-courses/

WEB REFERENCES/BOOKS:

1. https://www.iare.ac.in/sites/default/files/Courses_description/IARE_MDSP_SYLLABUS.docx__0.pdf

2. https://nptel.ac.in/content/storage2/courses/108105057/Pdf/Lesson-10.pdf

3. https://www.intechopen.com/books/field-programmable-gate-array/design-of-digital-advanced-systems-

based-on-programmable-system-on-chip

http://www.arm.com/

http://www.nxp.com/

http://www.ti.com/

https://www.youtube.com/watch?v=SKuywStjBLY

https://www.youtube.com/watch?v=GlbJxX130iE

http://nptel.vtu.ac.in/VTU-NMEICT/MP/Web-links-MP-Final.pdf

https://nptel.ac.in/courses/117/102/117102060/

https://freevideolectures.com/blog/130-nptel-iit-online-courses/

https://www.iare.ac.in/sites/default/files/Courses_description/IARE_MDSP_SYLLABUS.docx__0.pdf

https://nptel.ac.in/content/storage2/courses/108105057/Pdf/Lesson-10.pdf

https://www.intechopen.com/books/field-programmable-gate-array/design-of-digital-advanced-systems-based-on-programmable-system-on-chip

https://www.intechopen.com/books/field-programmable-gate-array/design-of-digital-advanced-systems-based-on-programmable-system-on-chip


29

I M.Tech-I SEM (ES)

Course Title: REAL TIME SYSTEM

DESIGN WITH EMBEDDED LINUX



Type of Course: Lecture + Assignment Total Contact Periods:48 +16h


Prerequisites: Embedded Systems Design

Programme: ECE

Course Overview:

Introduction to Real Time Operating Systems: Characteristics of RTOS, Tasks Specifications

and types, Real-Time Scheduling Algorithms, Concurrency, Inter-process Communication and

Synchronization mechanisms, Priority Inversion, Inheritance and Ceiling. Embedded Linux Vs

Desktop Linux, Embedded Linux Distributions, System calls, Static and dynamic libraries, Cross

tool chains,-Embedded Linux Architecture, Kernel Architecture – HAL, Memory manager,

Scheduler, File System, I/O and Networking subsystem, IPC, User space, Start-up sequence.

System design with embedded linux gives a brief history of embedded Linux and what the

benefits of embedded Linux are over other RTOSs. It discusses in detail the features of various open

source and commercial embedded Linux distributions available. The chapter concludes by presenting

a transition roadmap from a traditional RTOS to embedded Linux.

Course Objective: The course should enable the students to:

1. To provide a basic understanding of the Linux OS and the Eclipse IDE framework

2. To understand the complexities of Embedded Linux Distributions in embedded systems

3. To understand the process of configuring, booting and testing the Embedded Linux

distributions and applications running on Embedded Linux target systems

Course Outcomes(s)

CO# Course Outcomes: At the end of this course, the student will

be able to:

POs PSOS

C112.1 Appreciate the principles of the embedded Linux development

model

1,2 1,2

C112.2 Develop the code for profile applications and drivers in

embedded Linux

1,4

C112.3 Analyze and create Linux BSP for a hardware platform 4,5 1

C112.4 Understand the embedded Linux development model.

2 ,5

C112.5 Write, debug, and profile applications and drivers in embedded

Linux.

1,2 1

C112.6 Understand the Building and Debugging: Boot-loaders

1,2,5 2


30


UNIT-I Introduction to Real Time Operating Systems: Characteristics of RTOS, Tasks Specifications and

types, Real-Time Scheduling Algorithms, Concurrency, Inter-process Communication and Synchronization

mechanisms, Priority Inversion, Inheritance and Ceiling.

Embedded Linux Vs Desktop Linux, Embedded Linux Distributions, System calls, Static and

dynamic libraries, Cross tool chains

.

UNIT-II: Embedded Linux Architecture, Kernel Architecture – HAL, Memory manager, Scheduler, File

System, I/O and Networking subsystem, IPC, User space, Start-up sequence

UNIT-III : Board Support Package Embedded Storage: MTD, Architecture, Drivers, Embedded File

System Embedded Device Drivers: Communication between user space and kernel space drivers, Character

and Block Device Drivers, Interrupt handling, Kernel modules, Embedded Drivers: Serial, Ethernet, I2 C,

USB, Timer, Kernel Modules.

UNIT-IV: Porting Applications Real-Time Linux: Linux and Real time, Programming, Hard real-time

Linux

UNIT-V: Building and Debugging: Boot-loaders, Kernel, Root file system, Device Tree.

TEXT BOOKS:

1. Chris Simmonds “Mastering Embedded Linux Programming” - Second Edition,

PACKT Publications Limited.

2. Karim Yaghmour, “Building Imbedded Linux Systems”, O'Reilly & Associates

3. P Raghvan, Amol Lad, Sriram Neelakandan, “Embedded Linux System Design

and Development”, Auerbach Publications

REFERENCES BOOKS:

1. Christopher Hallinan, “Embedded Linux Primer: A Practical Real World

Approach”, Prentice Hall, 2nd Edition, 2010.

2. Derek Molloy, “Exploring Beagle Bone: Tools and Techniques for Building with

Embedded Linux”, Wiley, 1st Edition, 2014



2. https://nptel.ac.in/content/syllabus_pdf/108102045.pdf

3. https://nptel.ac.in/content/storage2/courses/106108101/pdf/Lecture_Notes/Mod%2020_LN.pdf

4. https://www.classcentral.com/course/real-time-embedded-systems-concepts-practices-21255

WEB REFERENCE/E-BOOKS:

1. https://www.se.rit.edu/~jrv/research/RT_Embedded.html

2. https://link.springer.com/content/pdf/bfm%3A978-3-319-06865-7%2F1.pdf

3. https://www.embedded.com/design/embedded/4023328/Real-Time-Linux

4. https://www.allaboutcircuits.com/technical-articles/introduction-to-real-time-embedded-systems/


https://nptel.ac.in/content/syllabus_pdf/108102045.pdf

https://nptel.ac.in/content/storage2/courses/106108101/pdf/Lecture_Notes/Mod%2020_LN.pdf

https://www.classcentral.com/course/real-time-embedded-systems-concepts-practices-21255

https://www.se.rit.edu/~jrv/research/RT_Embedded.html

https://link.springer.com/content/pdf/bfm%3A978-3-319-06865-7%2F1.pdf

https://www.embedded.com/design/embedded/4023328/Real-Time-Linux

https://www.allaboutcircuits.com/technical-articles/introduction-to-real-time-embedded-systems/


31

I M.Tech-I SEM (ES)

Course Title : PROGRAMMING

LANGUAGES FOR EMBEDDED

SOFTWARE (PROFESSIONAL

ELECTIVE-I)

Course Code: AS20-D55PE11

Teaching Scheme (L:T:P): 3:0:0 Credits: 3

Type of Course: Lecture +Tutorial Total Contact Periods: 48 h


Prerequisites: Keil C, MASAM, TASAM, SCRIPTING LANGUAGE.

Programme: ECE

Course description: Embedded devices are present across all industries, right from medical to

manufacturing. Embedded programming is a mix of electronics and computer science knowledge.

For students and professionals aspiring to get started with the software side of things for embedded

devices, it is necessary to understand that these systems often don't have any interface. Even if some

embedded devices come with a screen, the UI and UX will be complex. This makes it difficult to

program-them.


This course emphasizes on comprehensive treatment of embedded hardware

Real time operating systems along with case studies, in tune with the requirements of

Industry.

The objective of this course is to enable the students to understand embedded-system

programming and apply that knowledge to design and develop embedded solutions.

Course Outcomes:

CO# Course Outcomes: The student will be able to: POs PSOS

C113.1 Write an embedded C application of moderate complexity 1,2 1

C113.2 Develop and analyze algorithms in C++ 1,2 2

C113.3 Differentiate interpreted languages from compiled languages. 1,2 1

C113.4 Analyze and develop real time templates 2,3 1

C113.5 Perform serial and parallel interfacing. 1,3 2

C113.6 Develop Industry oriented projects 1,2 1

COURSE CONTENT:

UNIT-I: Embedded „C‟ Programming

- Bitwise operations, Dynamic memory allocation, OS services

- Linked stack and queue, Sparse matrices, Binary tree

- Interrupt handling in C, Code optimization issues

- Writing LCD drives, LED drivers, Drivers for serial port communication

- Embedded Software Development Cycle and Methods (Waterfall, Agile)

UNIT-II: CPP Programming: „cin‟, „cout‟, formatting and I/O manipulators, new and delete operators,

Defining a class, data members and methods, „this‟ pointer, constructors, destructors, friend function,


32

dynamic memory allocation

UNIT-III: Overloading and Inheritance: Need of operator overloading, overloading the assignment,

overloading using friends, type conversions, single inheritance, base and derived classes, friend classes,

types of inheritance, hybrid inheritance, multiple inheritance, virtual base class, polymorphism, virtual

functions.

UNIT-IV: Templates: Function template and class template, member function templates and template

arguments, Exception Handling: syntax for exception handling code: try-catch-throw, Multiple Exceptions.

UNIT-V: Scripting Languages Overview of Scripting Languages – PERL, CGI, VB Script, Java Script. PERL: Operators, Statements Pattern Matching etc. Data Structures, Modules, Objects, Tied

Variables, Inter process Communication Threads, Compilation & Line Interfacing.

TEXT BOOKS:

1. Michael J. Pont, “Embedded C”, Pearson Education, 2nd

Edition, 2008

2. Randal L. Schwartz, “Learning Perl”, O‟Reilly Publications, 6th Edition 2011

.

REFERENCES:

1. A. Michael Berman, “Data structures via C++”, Oxford University Press, 2002

2. Robert Sedgewick, “Algorithms in C++”, Addison Wesley Publishing Company, 1999

3. Abraham Silberschatz, Peter B, Greg Gagne, “Operating System Concepts”, John Willey & Sons,

2005


1. https://www.digimat.in/nptel/courses/video/106105159/L01.html




1. https://www.google.com/search?q=introduction+to+embedded+systems+design+nptel&sa=X&ved=2ahUKEwi

Fhpn1v8_uAhXZxTgGHcUaBJYQ1QIoAXoECAMQAg

2. https://www.linkedin.com/pulse/5-books-every-embedded-software-engineer-should-read-veerabahu

3. https://www.amazon.in/Programming-Embedded-Systems-C/dp/817366076X

4. https://www.oreilly.com/library/view/programming-embedded-systems/0596009836/

https://www.digimat.in/nptel/courses/video/106105159/L01.html



https://www.google.com/search?q=introduction+to+embedded+systems+design+nptel&sa=X&ved=2ahUKEwiFhpn1v8_uAhXZxTgGHcUaBJYQ1QIoAXoECAMQAg

https://www.google.com/search?q=introduction+to+embedded+systems+design+nptel&sa=X&ved=2ahUKEwiFhpn1v8_uAhXZxTgGHcUaBJYQ1QIoAXoECAMQAg

https://www.linkedin.com/pulse/5-books-every-embedded-software-engineer-should-read-veerabahu

https://www.amazon.in/Programming-Embedded-Systems-C/dp/817366076X

https://www.oreilly.com/library/view/programming-embedded-systems/0596009836/


33

I M.Tech-I SEM (ES)

Course Description: The best way to study AI in this course is to learn by researching. In addition

to a comprehensive introduction to a variety of AI subfields, this course will facilitate your

exploration of state-of-the-art research and applications of AI, the production of your own ideas and

visions, and discussions and sharing of some deep understandings. You will be asked to think about

and communicate higher-level abstract ideas, including the concepts, strategies, principles, and

algorithms of AI, rather than the technical details of implementation and programming. You will also

be encouraged to test and evaluate ideas and algorithms through research-oriented studies involving

software programming and/or exploring.

Machine learning algorithms build a model based on sample data, known as "training data", in

order to make predictions or decisions without being explicitly programmed to do so.[2]

Machine

learning algorithms are used in a wide variety of applications, such as email filtering and computer

vision, where it is difficult or unfeasible to develop conventional algorithms to perform the needed

tasks.


To introduce the basic concepts, theories and state-of-the-art techniques of artificial

intelligence.

To introduce basic concepts and applications of machine learning.

Help students to learn the application of machine learning /A.I algorithms in the different

fields of science, medicine, finance etc.

Course Outcomes(s): After successful completion of this course, student will be able to

CO# Course Outcomes POs PSOS

C113.1 Understand concept of knowledge representation and predicate logic

and transform the real life

1, 2 1

C113.2 Understand the information in different representations of

unsupervised learning. 1,2 1

C113.3 Understand machine learning concepts and range of problems that

can be handled by machine learning 1,5 1,2

C113.4 Apply the machine learning concepts in real life problems 1,4 2

C113.5 Understand the Biological foundations of intelligent Systems. 1,3 1

C113.6 Understand the fuzzy Neural Networks and its algorithms. 2,12 1,2

Course Title: AI & MACHINE LEANING

(PROFESSIONAL ELECTIVE-I)





Prerequisites: MPMC and ESD.

Programme: ECE

https://en.wikipedia.org/wiki/Training_data

https://en.wikipedia.org/wiki/Machine_learning#cite_note-2

https://en.wikipedia.org/wiki/Email_filtering

https://en.wikipedia.org/wiki/Computer_vision




34

COURSE CONTENT

UNIT- I: Supervised Learning (Regression/Classification)

Basic methods: Distance-based methods, Nearest-Neighbors, Decision Trees, Naive Bayes Linear

models: Linear Regression, Logistic Regression, Generalized Linear Models Support Vector

Machines, Nonlinearity and Kernel Methods, Beyond Binary Classification: Multi-

class/Structured Outputs, Ranking

UNIT-II: Unsupervised Learning, Clustering: K-means/Kernel K-means Dimensionality Reduction: PCA

and kernel PCA Matrix Factorization and Matrix Completion, Generative Models (mixture models and

latent factor models)

UNIT-III: Evaluating Machine Learning algorithms and Model Selection, Introduction to Statistical

Learning Theory, Ensemble Methods (Boosting, Bagging, Random Forests)

UNIT-IV: Biological foundations to intelligent Systems: Artificial Neural Networks. Single layer and

Multilayer Feed Forward NN, LMS and Back Propagation. Algorithm, Feedback networks and Radial Basis

Function Networks

UNIT-V: Fuzzy Logic, Knowledge Representation and Inference Mechanism, Defuzzification Methods

Fuzzy Neural Networks and some algorithms to learn the parameters of the network like GA

TEXT BOOKS:

1. Kevin Murphy, Machine Learning: A Probabilistic Perspective, MIT Press, 2012

2. Trevor Hastie, Robert Tibshirani, Jerome Friedman, The Elements of Statistical

Learning, Springer 2009 (freely available online)

3. Christopher Bishop, Pattern Recognition and Machine Learning, Springer, 2007.

REFERENCES:

1. J M Zurada , “An Introduction to ANN”,Jaico Publishing House

2. Simon Haykins, “Neural Networks”, Prentice Hall





4. https://onlinecourses.nptel.ac.in/noc21_cs51/preview


1. https://www.google.com/aclk?sa=l&ai=DChcSEwjzy4zE5M_uAhWQq5YKHfStC_YYABAAGgJ0bA

&ae=2&sig=AOD64_39tb9PqQRhZ3EfylDMtOvKDgiFDA&q&adurl&ved=2ahUKEwigyPzD5M_u

AhX6wjgGHeOaD1YQ0Qx6BAgGEAE

2.

https://www.google.com/aclk?sa=l&ai=DChcSEwjzy4zE5M_uAhWQq5YKHfStC_YYABACGgJ0bA

&ae=2&sig=AOD64_3nP_Nt5zXLFz7_rlY1JNs_bFhQSw&q&adurl&ved=2ahUKEwigyPzD5M_uA

hX6wjgGHeOaD1YQ0Qx6BAgHEAE




https://onlinecourses.nptel.ac.in/noc21_cs51/preview

https://www.google.com/aclk?sa=l&ai=DChcSEwjzy4zE5M_uAhWQq5YKHfStC_YYABAAGgJ0bA&ae=2&sig=AOD64_39tb9PqQRhZ3EfylDMtOvKDgiFDA&q&adurl&ved=2ahUKEwigyPzD5M_uAhX6wjgGHeOaD1YQ0Qx6BAgGEAE



https://www.google.com/aclk?sa=l&ai=DChcSEwjzy4zE5M_uAhWQq5YKHfStC_YYABACGgJ0bA&ae=2&sig=AOD64_3nP_Nt5zXLFz7_rlY1JNs_bFhQSw&q&adurl&ved=2ahUKEwigyPzD5M_uAhX6wjgGHeOaD1YQ0Qx6BAgHEAE




35

I M.Tech-I SEM (ES)

Course Title: COMPUTER VISION

(PROFESSIONAL ELECTIVE-I)





Prerequisites: Digital Image Processing, Computer Networks

Programme: ECE

Course Overview:

Computer vision is a subfield of artificial intelligence. The purpose of computer vision is to

program a computer to "understand" a scene or features in an image. Typical goals of computer

vision include:

The evaluation of results (e.g., segmentation, registration)

Registration of different views of the same scene or object

Tracking an object through an image sequence

Mapping a scene to a three-dimensional model of the scene; such a model might be used by

a robot to navigate the imaged scene

Estimation of the three-dimensional pose of humans and their limbs

Searching for digital images by their content (content-based image retrieval)

These goals are achieved by means of pattern recognition, statistical learning, projective

geometry, image processing, graph theory and other fields. Cognitive computer vision is strongly

related to cognitive psychology and biological computation.


To introduce students the fundamentals of image formation;

To introduce students the major ideas, methods, and techniques of computer vision and pattern

recognition;

To develop an appreciation for various issues in the design of computer vision and object

recognition systems;

To provide the student with programming experience from implementing computer vision and

object recognition applications.

Course Outcomes(s): After completing the course you will be able to: CO# Course Outcomes PO PSO

C113.1 Study the image formation models and feature extraction for computer

vision

1,2 1

C113.2 Identify the segmentation and motion detection and estimation

techniques

1,2,5 2

C113.3 Develop small applications and detect the objects in various applications 1,2,3 1

C113.4 Identify basic concepts, terminology, theories, models and methods in

the field of computer vision

1,2,3 1

C113.5 Describe basic methods of computer vision related to multi-scale

representation, edge detection and detection of other primitives, stereo,

motion and object recognition,

1,4,5 2

C113.6 Suggest a design of a computer vision system for a specific problem. 1, 5 2

https://computervision.fandom.com/wiki/Model

https://computervision.fandom.com/wiki/Image_processing


36


UNIT-I: Image Formation Models Monocular imaging system • Orthographic & Perspective Projection

• Camera model and Camera calibration • Binocular imaging systems, Perspective, Binocular Stereopsis:

Camera and Epipolar Geometry; Homography, Rectification, DLT, RANSAC, 3-D reconstruction

framework; Auto-calibration. Apparel, Binocular Stereopsis: Camera and Epipolar Geometry;

Homography, Rectification, DLT, RANSAC, 3-D reconstruction framework; Auto- calibration. Apparel,

Stereo vision

UNIT-II: Feature Extraction: Image representations (continuous and discrete) • Edge detection, Edge

linking, corner detection, texture, binary shape analysis, boundary pattern analysis, circle and ellipse

detection, Light at Surfaces; Phong Model; Reflectance Map; Albedo estimation; Photometric Stereo; Use

of Surface Smoothness Constraint; Shape from Texture, color, motion and edges.

UNIT-III: Shape Representation and Segmentation: Deformable curves and surfaces • Snakes and

active contours Level set representations • Fourier and wavelet descriptors • Medial representations •

Multi- resolution analysis, Region Growing, Edge Based approaches to segmentation, Graph-Cut, Mean-

Shift, MRFs, Texture Segmentation

UNIT-IV: Motion Detection and Estimation • Regularization theory • Optical computation • Stereo

Vision Motion estimation, Background Subtraction and Modelling, Optical Flow, KLT, Spatio- Temporal

Analysis, Dynamic Stereo; Motion parameter estimation • Structure from motion, Motion Tracking in

Video.

UNIT-V: Object recognition • Hough transforms and other simple object recognition methods • Shape

correspondence and shape matching • Principal component analysis • Shape priors for recognition

TEXT BOOKS:

1. 1 D. Forsyth and J. Ponce, “Computer Vision - A modern approach”, 2nd

Edition, Pearson Prentice Hall, 2012

2. Szeliski, Richard, “Computer Vision: Algorithms and Applications”, 1st Edition,

Springer- Verlag London Limited, 2011.

3. Richard Hartley and Andrew Zisserman, “Multiple View Geometry in Computer

Vision”, 2nd

Edition, Cambridge University Press, 2004.

REFERENCES:

1. K. Fukunaga, “Introduction to Statistical Pattern

Recognition”,2nd

Edition, Morgan Kaufmann, 1990.

2. Rafael C. Gonzalez and Richard E. Woods,” Digital Image Processing”, 3rd

Edition, Prentice Hall, 2008.

3. B. K. P. Horn, “Robot Vision”, 1st Edition, McGraw-Hill, 1986.

4. E. R. Davies “Computer and Machine Vision: Theory, Algorithms,

Practicalities”, 4th Edition, Elsevier Inc,2012.


37

ONLINE RESOURCES (SWAYAM/NPTEL/MOOCS/COURSERA):



3. https://nptel.ac.in/noc/courses/noc19/SEM2/noc19-cs58/

4. https://www.youtube.com/watch?v=kBrUaCFhQM0


1. https://www.youtube.com/watch?v=Pu35DppbXO8

2. https://onlinecourses.nptel.ac.in/noc21_ee23/preview




https://nptel.ac.in/noc/courses/noc19/SEM2/noc19-cs58/

https://www.youtube.com/watch?v=kBrUaCFhQM0

https://www.youtube.com/watch?v=Pu35DppbXO8

https://onlinecourses.nptel.ac.in/noc21_ee23/preview



38

I M.Tech-I SEM (ES) Course Title: COMMUNICATION BUSES & INTERFACES (PROFESSIONAL ELECTIVE-II)





Prerequisites: MPMC.

Programme: ECE

Course Overview:

The communication channel which interconnects the various components within

an embedded product is referred to as device/broad level communication interface. ... The

external communication interface can be either a wired media or a wireless media and it can be a

serial or a parallel interface. communication buses: A field bus is a part of a system which provides the communication between

several components in that system (for example an actuator or a sensor). A bus is a cable with an

interface on the two ends .


Identify the importance of serial busses and Physical interfaces in communication.

Understand the CAN architecture and its layers

Know the usage of Hardware protocols, applications

Understand the Data Streaming Serial Communication Protocol

Course Outcomes(s): After completing the course student will be able to:


C114.1 Select a particular serial bus suitable for a particular application. 1,2,4 1

C114.2 Develop APIs for configuration, reading and writing data onto serial

bus.

2,4 1

C114.3 Design and develop peripherals that can be interfaced to desired serial bus.

1,2,3 1

C114.4 Understand and analyze Hardware protocols based on applications. 1,2 1

C114.5 Analyze different USB transfer types 1,2 1

C114.6 Design Data Streaming Serial Communication Protocols 2,3,5 1


UNIT I: Serial Busses - Physical interface, Data and Control signals, features, limitations and applications of RS232, RS485, I2C, SPI

UNIT II: CAN - Architecture, Data transmission, Layers, Frame formats, applications

UNIT III: PCIe - Revisions, Configuration space, Hardware protocols, applications

UNIT IV: USB - Transfer types, enumeration, Descriptor types and contents, Device driver

UNIT V: Data Streaming Serial Communication Protocol - Serial Front Panel Data Port (SFPDP) using fiber

optic and copper cable


39

TEXT BOOKS

1. Jan Axelson, “Serial Port Complete - COM Ports, USB Virtual Com Ports, and Ports for Embedded

Systems”, Lakeview Research, 2nd Edition 2. Jan Axelson, “USB Complete”, Penram Publications

REFERENCES:

1. Mike Jackson, Ravi Budruk, “PCI Express Technology”, Mindshare Press

2. Wilfried Voss, “A Comprehensible Guide to Controller Area Network”, Copperhill

Media Corporation, 2nd Edition, 2005. 5. Serial Front Panel Draft Standard VITA 17.1 –

200x 6. Technical references on www.can-cia.org, www.pcisig.com, www.usb.org



2. https://test.classle.in/videolink/lecture-16-bus-structure-3-serial-interfaces

3. https://nptel.ac.in/content/storage2/courses/downloads/106105183/noc18_cs38_Assignment2.pdf



1. https://www.mdpi.com/1424-8220/2/7/244/pdf

2. https://www.hbm.com/en/3237/interfaces-and-bus-systems-the-right-communication-for-the-industrial-

sector/

3. https://en.wikipedia.org/wiki/Serial_communication

4. https://www.ti.com/lit/an/slla067c/slla067c.pdf

5. https://www.google.com/search?q=types+of+serial+communication+protocols&sa=X&ved=2ahUKEwiEk

Pvm3NDuAhXLILcAHY2ECegQ1QIoAHoECBAQAQ


https://test.classle.in/videolink/lecture-16-bus-structure-3-serial-interfaces

https://nptel.ac.in/content/storage2/courses/downloads/106105183/noc18_cs38_Assignment2.pdf


https://www.mdpi.com/1424-8220/2/7/244/pdf

https://www.hbm.com/en/3237/interfaces-and-bus-systems-the-right-communication-for-the-industrial-sector/

https://www.hbm.com/en/3237/interfaces-and-bus-systems-the-right-communication-for-the-industrial-sector/

https://en.wikipedia.org/wiki/Serial_communication

https://www.ti.com/lit/an/slla067c/slla067c.pdf

https://www.google.com/search?q=types+of+serial+communication+protocols&sa=X&ved=2ahUKEwiEkPvm3NDuAhXLILcAHY2ECegQ1QIoAHoECBAQAQ

https://www.google.com/search?q=types+of+serial+communication+protocols&sa=X&ved=2ahUKEwiEkPvm3NDuAhXLILcAHY2ECegQ1QIoAHoECBAQAQ


40

I M.Tech-I SEM (ES)

Course Title: PARALLEL PROCESSING (PROFESSIONAL ELECTIVE-II)





Prerequisites: MPMC , DSP, ESD.

Programme: ECE

Course Description:

In computing, a parallel programming model is an abstraction of parallel computer architecture,

with which it is convenient to express algorithms and their composition in programs. The value of a

programming model can be judged on its generality: how well a range of different problems can be

expressed for a variety of different architectures, and its performance: how efficiently the compiled

programs can execute.[1]

The implementation of a parallel programming model can take the form of

a library invoked from a sequential language, as an extension to an existing language, or as an

entirely new language. Consensus around a particular programming model is important because it

leads to different parallel computers being built with support for the model, thereby

facilitating portability of software. In this sense, programming models are referred to

as bridging between hardware and software.


The course gives an over view of the architectures and communication networks employed in

parallel computers.

The course covers the foundations for development of efficient parallel algorithms including

examples from relatively simple numerical problems, sorting and graph problems.

Adaption of algorithms to special computer architectures will be discussed.

Course Outcomes:


C114.1 Identify limitations of different architectures of computer 1,2 1

C114.2 Analysis quantitatively the performance parameters for different

architectures

1,2.5 1

C114.3 Investigate issues related to compilers and instruction set based on type

of architectures

1,5 2

C114.4 Analyze and Understand multithreaded architectures 1,2 2

C114.5 Understand the different parallel programming techniques 1,2 1

C114.6 Analyze Customizing applications on parallel processing platforms 1,7 2


UNIT-I: Overview of Parallel Processing and Pipelining, Performance analysis, Scalability, Principles and

implementation of Pipelining, Classification of pipelining processors, Advanced pipelining techniques,

Software pipelining

UNIT-II: VLIW processors: Case study: Superscalar Architecture- Pentium, Intel Itanium Processor, Ultra

SPARC, MIPS on FPGA, Vector and Array Processor, FFT Multiprocessor Architecture

https://en.wikipedia.org/wiki/Computing

https://en.wikipedia.org/wiki/Abstraction_(software_engineering)

https://en.wikipedia.org/wiki/Parallel_computing

https://en.wikipedia.org/wiki/Algorithms

https://en.wikipedia.org/wiki/Computer_program

https://en.wikipedia.org/wiki/Parallel_programming_model#cite_note-1

https://en.wikipedia.org/wiki/Library_(computing)

https://en.wikipedia.org/wiki/Sequential_programming

https://en.wikipedia.org/wiki/Software_portability

https://en.wikipedia.org/wiki/Bridging_model


41

UNIT-III: Multithreaded Architecture, Multithreaded processors, Latency hiding techniques, Principles of

multithreading, Issues and solutions.

UNIT-IV: Parallel Programming Techniques: Message passing program development, Synchronous and

asynchronous message passing, Shared Memory Programming, Data Parallel Programming, Parallel Software Issues

UNIT-V: Operating systems for multiprocessors systems Customizing applications on parallel processing platforms

TEXT BOOKS:

1. Kai Hwang, Faye A. Briggs, “Computer Architecture and Parallel Processing”, MGH

International Edition

2. Kai Hwang, “Advanced Computer Architecture”, TMH

REFERENCES:

1. . Rajaraman, L. Sivaram Murthy, “Parallel Computers”, PHI.

2. William Stallings, “Computer Organization and Architecture, Designing for performance”

Prentice Hall, Sixth edition

3. David Harris and Sarah Harris, “Digital Design and Computer Architecture”, Morgan

Kaufmann

ONLINE RESOURCES (SWAYAM/NPTEL/MOOCS/COURSERA): 1. https://nptel.ac.in/courses/106/102/106102163/



4. http://www.digimat.in/nptel/courses/video/106102114/L21.html


1. https://sites.northwestern.edu/researchcomputing/2020/05/26/online-learning-resources-parallel-processing-

with-python/

2. https://web.eecs.umich.edu/~qstout/parlinks.html

3. https://www.online.colostate.edu/courses/CS/CS575.dot

4. https://www.coursera.org/courses?query=parallel%20computing




http://www.digimat.in/nptel/courses/video/106102114/L21.html

https://sites.northwestern.edu/researchcomputing/2020/05/26/online-learning-resources-parallel-processing-with-python/

https://sites.northwestern.edu/researchcomputing/2020/05/26/online-learning-resources-parallel-processing-with-python/

https://web.eecs.umich.edu/~qstout/parlinks.html

https://www.online.colostate.edu/courses/CS/CS575.dot

https://www.coursera.org/courses?query=parallel%20computing


42

I M.Tech-I SEM(ES)

Course Title: ADVANCED COMPUTER

ARCHITECTURE

(PROFESSIONAL ELECTIVE-II)





Prerequisites: COOS, CN, OOPS, DBMS.

Programme: ECE

Course Description:

Architecture and organization of high performance computers. Principles of instruction sets.

Pipeline, instruction level parallelism and multi-processors. Memory, storage and interconnection.

Quantitative analysis and evaluation of design alternatives. Historical developments. Architectural

tradeoffs and innovations.


Understand the Concept of Parallel Processing and its applications

Implement the Hardware for Arithmetic Operations.

Analyze the performance of different scalar Computers.

Develop the Pipelining Concept for a given set of Instructions.

Distinguish the performance of pipelining and non pipelining environment in a processor.

Course Outcomes:


C114.1 Understand objectives specifications of load compensation. 1,3 1

C114.2 Analyze steady state reactive power compensation in transmission

system

2,3 2

C114.3 Understand reactive power coordination circuit analysis of

balanced and unbalanced networks. 1,3 1

C114.4 Understand demand side management. 1,3 1

C114.5 Understand user side reactive power management. 1,3 1

C114.6 Understand electric arc furnaces, basic operations- furnaces

transformer, filter requirements. 1,5 1,2

COURSE CONTENT

UNIT- I: Fundamentals of Computer Design: Fundamentals of Computer design, Changing faces of

computing and task of computer designer, Technology trends, Cost price and their trends, measuring and reporting performance, quantitative principles of computer design, Amdahl‟s law.

Instruction set principles and examples- Introduction, classifying instruction set- memory addressing- type

and size of operands, operations in the instruction set.

UNIT- II: Pipelines: Introduction, basic RISC instruction set, Simple implementation of RISC

instruction set, Classic five stage pipe line for RISC processor, Basic performance issues in

pipelining, Pipeline hazards, Reducing pipeline branch penalties.


43

Memory Hierarchy Design: Introduction, review of ABC of cache, Cache performance, Reducing

cache miss penalty, Virtual memory.

UNIT- III: Instruction Level Parallelism the Hardware Approach: Instruction-Level parallelism,

Dynamic scheduling, Dynamic scheduling using Tomasulo‟s approach, Branch prediction, high

performance instruction delivery- hardware based speculation.

ILP Software Approach: Basic compiler level techniques, static branch prediction, VLIW approach,

Exploiting ILP, Parallelism at compile time, Cross cutting issues -Hardware verses Software.

UNIT- IV: Multi Processors and Thread Level Parallelism: Multi Processors and Thread level Parallelism-

Introduction, Characteristics of application domain, Systematic shared memory architecture, Distributed

shared – memory architecture, Synchronization

UNIT- V: Inter Connection and Networks: Introduction, Interconnection network media, Practical issues in

interconnecting networks, Examples of inter connection, Cluster, Designing of clusters. Intel Architecture:

Intel IA- 64 ILP in embedded and mobile markets Fallacies and pit falls

TEXT BOOKS:

1. John L. Hennessy, David A. Patterson, “Computer Architecture: A Quantitative Approach”, 3rd Edition,

Elsevier.

2. Kai Hwang, Faye A.Brigs., “Computer Architecture and Parallel Processing”, Mc Graw Hill.

REFERENCES:

1. John P. Shen and Miikko H. Lipasti, “Modern Processor Design: Fundamentals of Super

Scalar Processors”, 2002, Beta Edition, McGraw-Hill

2. Dezso Sima, Terence Fountain, Peter Kacsuk, “Advanced Computer Architecture - A

Design Space Approach”, Pearson Education.





4. https://www.youtube.com/watch?v=deKUGMHZjB4


ONLINE RESOURCES:

1. https://www.quora.com/What-is-the-best-way-to-learn-computer-organization-and-

architecture

2. https://digitaldefynd.com/best-computer-architecture-courses/

3. https://www.coursera.org/learn/comparch

4. https://www.udemy.com/topic/computer-architecture/

5. https://www.classcentral.com/course/swayam-advanced-computer-architecture-13884




https://www.youtube.com/watch?v=deKUGMHZjB4


https://www.quora.com/What-is-the-best-way-to-learn-computer-organization-and-architecture

https://www.quora.com/What-is-the-best-way-to-learn-computer-organization-and-architecture

https://digitaldefynd.com/best-computer-architecture-courses/

https://www.coursera.org/learn/comparch

https://www.udemy.com/topic/computer-architecture/

https://www.classcentral.com/course/swayam-advanced-computer-architecture-13884


44

I M.Tech-I SEM (ES)

Course Title: RESEARCH METHODOLOGY

AND IPR(HSMC)

Course Code: AS20-D55HS01

Teaching Scheme (L:T:P): 3 : 0 : 0

Credits:3

Type of Course: Lecture + Assignment Total Contact Periods: 48 h


Prerequisites: IPR. TQM

Programme: ECE

Course Overview:

Private rights in living objects have always been controversial. Agriculture provided the first wave in

human civilization. Therefore, agriculture including plant breeding and agricultural methods pre-

dated any form of IPR protection unlike industry and commerce. Traditionally, IPR was not applied

to agriculture. In recent times, this position has changed and increasingly agriculture is seen as an

industry that cannot survive without research and development and astute investments. This has

made it necessary that IPR in all its forms be extended to agriculture..

Course Objective : The course should enable the students to:

To understand the research problem

To know the literature studies, plagiarism and ethics

To get the knowledge about technical writing

To analyze the nature of intellectual property rights and new developments

To know the patent rights

Course Outcomes(s)


C115.1 Understand research problem formulation 4,5 1

C115.2 Analyze research related information 1,5 1

C115.3 Follow research ethics Understand that today‟s world is controlled

by Computer, Information Technology, but tomorrow

1,2,5,8 2

C115.4 Understanding that when IPR would take such important place in

growth of individuals & nation, it is needless to emphasis the

need of information about Intellectual Property Right to be

promoted among students in general & engineering in particular.

2,5 2

C115.5 Understand that IPR protection provides an incentive to inventors

for further research work and investment in R & D, which leads to

creation of new and better products, and in turn brings about,

economic growth and social benefits.

1,2,12 1,2

C115.6 To emphasis the need of information about Intellectual Property

Right to be promoted among students in general & engineering in

particular.

1,2,5,12 2


45


UNIT- I:

Meaning of research problem, Sources of research problem, Criteria Characteristics of a good research

problem, Errors in selecting a research problem, Scope and objectives of research problem. Approaches of

investigation of solutions for research problem, data collection, analysis, interpretation. Necessary

instrumentations

UNIT- II:

Effective literature studies approaches, analysis, Plagiarism, Research ethics.

UNIT- III:

Effective technical writing, how to write report, Paper Developing a Research Proposal, Format of research

proposal, a presentation and assessment by a review committee.

UNIT-IV:

Nature of Intellectual Property: Patents, Designs, Trade and Copyright. Process of Patenting and

Development: technological research, innovation, patenting, development. International Scenario:

International cooperation on Intellectual Property. Procedure for grants of patents, Patenting under PCT.

UNIT- V:

Patent Rights: Scope of Patent Rights. Licensing and transfer of technology. Patent nformation and databases.

Geographical Indications. New Developments in IPR: Administration of Patent System.

New developments in IPR; IPR of Biological Systems, Computer Software etc. Traditional knowledge Case

Studies, IPR and IITs.

TEXT BOOKS:

1. Stuart Melville and Wayne Goddard, “Research methodology: an introduction for science

& engineering students”

2. Wayne Goddard and Stuart Melville, “Research Methodology: An Introduction”.

REFERENCES: 1. Ranjit Kumar, 2nd Edition , “Research Methodology: A Step by Step Guide for beginners”

2. Halbert, “Resisting Intellectual Property”, Taylor & Francis Ltd ,2007.

3. Mayall , “Industrial Design”, McGraw Hill, 1992. 4. Niebel , “Product Design”, McGraw Hill, 1974.

5. Asimov , “Introduction to Design”, Prentice Hall, 1962.

6. Robert P. Merges, Peter S. Menell, Mark A. Lemley, “ Intellectual Property in New

Technological Age”, 2016. 7. T. Ramappa, “Intellectual Property Rights Under WTO”, S. Chand, 2008.





5. https://nptel.ac.in/course.html


1. https://iare.ac.in/sites/default/files/MTECH-CAD.CAM-R18-RM-IP-NOTES.pdf

2. https://www.jntuk.edu.in/wp-content/uploads/2020/01/M.tech-research-methodology-and-

ipr.pdf

3. http://svpcet.org/research-methodology-and-intellectual-property-rights-18mc0101/





https://nptel.ac.in/course.html

https://iare.ac.in/sites/default/files/MTECH-CAD.CAM-R18-RM-IP-NOTES.pdf

https://www.jntuk.edu.in/wp-content/uploads/2020/01/M.tech-research-methodology-and-ipr.pdf

https://www.jntuk.edu.in/wp-content/uploads/2020/01/M.tech-research-methodology-and-ipr.pdf

http://svpcet.org/research-methodology-and-intellectual-property-rights-18mc0101/


46

I M.Tech-I SEM (EPS) Course Title: MICROCONTROLLER & PROGRAMMABLE DIGITAL SIGNAL PROCESSORS LAB


Teaching Scheme (L:T:P): (0:0:4) Credits: 2

Type of Course: Lecture +Tutorial Total Contact Periods: 48Hrs


Prerequisites: MPMC LAB & DSP LAB

Programme: ECE

Course overview: Main goal is to show how the architectural innovations in microprocessor design

have been born and how they have impacted the diffusion of microprocessors, DSP, and

microcontrollers in our everyday life and in many of the objects we use (from cars to washing

machines to cellular phones, digital cameras, MP3 players, video games, and so on).

Course Objective: The course should enable the students to:

Fetch instructions from memory.

Decode instructions to identify which operations and data are requested.

Fetch data from memory or any temporary storage inside the CPU, i.e., registers.

Process data through arithmetic or logical operations.

Write data to memory or any temporary storage inside the CPU, i.e., registers.

Course Outcomes(s)


C116.1 Install, configure and utilize tool sets for developing applications 1,2 1

C116.2 Install based on ARM processor core soc and DSP processor.

1,2 2

C116.3 Develop prototype codes using commonly available on and off chip

peripherals on the Cortex M3 and DSP development boards.

3,4 2

C116.4 Evaluate the various sleep modes by putting core in sleep and deep

sleep modes.

3 2

C116.5 Understand and practicing System reset using watchdog timer in

case something goes wrong.

1,2 1

C116.6 Develop assembly code and study the impact of parallel, serial and

mixed execution

1,3 1

(SYLLABUS)

List of Assignments:

Part A) Experiments to be carried out on Cortex-M3 development boards and using GNU tool- chain

1. Blink an LED with software delay, delay generated using the SysTick timer.

2. System clock real time alteration using the PLL modules.

3. Control intensity of an LED using PWM implemented in software and hardware.

4. Control an LED using switch by polling method, by interrupt method and flash the LED once


47

every five switch presses.

5. UART Echo Test.

6. Take analog readings on rotation of rotary potentiometer connected to an ADC channel.

7. Temperature indication on an RGB LED.

8. Mimic light intensity sensed by the light sensor by varying the blinking rate of an LED.

9. Evaluate the various sleep modes by putting core in sleep and deep sleep modes.

10. System reset using watchdog timer in case something goes wrong.

11. Sample sound using a microphone and display sound levels on LEDs. Part B) Experiments to be carried out on DSP C6713 evaluation kits and using Code Composer Studio (CCS)

1. To develop an assembly code and C code to compute Euclidian distance between any two

points

2. To develop assembly code and study the impact of parallel, serial and mixed execution

3. To develop assembly and C code for implementation of convolution operation

4. To design and implement filters in C to enhance the features of given input sequence/signal





4. https://www.iare.ac.in/sites/default/files/RegulationsSyllabi_MTech/ES_PG_Regulations_an

d_Syllubus.pdf

5. https://freevideolectures.com/blog/130-nptel-iit-online-courses/


1. https://www.iare.ac.in/?q=courses/mtech-r18-embeded-systems/microcontrollers-and-

programmable-digital-signal-processors

2. http://globalhyd.edu.in/site/wp-

content/uploads/2017/10/R19M.TECHEmbeddedSystemsISem1.pdf

3. http://gvpce.ac.in/5%20M.TECH-ES&VLSI-10-11-2011-verified.pdf

4. http://www.jntuk.edu.in/wp-content/uploads/2019/10/MTech-ECE-VLSI-ES-ES-VLSI-

VLSI-DES-ESVLSI-D.pdf




https://www.iare.ac.in/sites/default/files/RegulationsSyllabi_MTech/ES_PG_Regulations_and_Syllubus.pdf

https://www.iare.ac.in/sites/default/files/RegulationsSyllabi_MTech/ES_PG_Regulations_and_Syllubus.pdf

https://freevideolectures.com/blog/130-nptel-iit-online-courses/

https://www.iare.ac.in/?q=courses/mtech-r18-embeded-systems/microcontrollers-and-programmable-digital-signal-processors

https://www.iare.ac.in/?q=courses/mtech-r18-embeded-systems/microcontrollers-and-programmable-digital-signal-processors

http://globalhyd.edu.in/site/wp-content/uploads/2017/10/R19M.TECHEmbeddedSystemsISem1.pdf

http://globalhyd.edu.in/site/wp-content/uploads/2017/10/R19M.TECHEmbeddedSystemsISem1.pdf

http://gvpce.ac.in/5%20M.TECH-ES&VLSI-10-11-2011-verified.pdf

http://www.jntuk.edu.in/wp-content/uploads/2019/10/MTech-ECE-VLSI-ES-ES-VLSI-VLSI-DES-ESVLSI-D.pdf

http://www.jntuk.edu.in/wp-content/uploads/2019/10/MTech-ECE-VLSI-ES-ES-VLSI-VLSI-DES-ESVLSI-D.pdf


48

I M.Tech. I SEM (ES)

Course Title: SYSTEM DESIGN WITH

EMBEDDED LINUX LAB


Teaching Scheme (L:T:P): 0:0:4 Credits:2

Type of Course: Lecture + Assignment Total Contact Periods: 32 h


Prerequisites: Embedded Systems Design Lab. Programme: ECE

Course Overview:

To learn how to develop Linux on embedded systems using low-cost, yet powerful Arm-

based platforms, including custom peripheral development for various applications with

standard industrial software tools.

Course Objectives The course should enable the students to:

Ability to use industry standard tools to configure and build an embedded Linux system stack

Ability to develop kernel modules for customer peripherals (such as sensors)

Ability to debug and profile embedded Linux systems using standard industry software tool

Course Outcomes(s):The end of the laboratory work, students will be able to CO# Course Outcomes POs PSOS

C117.1 Install, configure and utilize tool sets for developing applications 1,2 1

C117.2 Based on ARM processor core soc and DSP processor. 1,2 1

C117.3 Develop prototype codes using commonly available on and off chip

peripherals on the Cortex M3 and DSP development boards.

2,3 1

C117.4 Understand Embedded Linux operating system architecture 1,2 1

C117.5 Understand of System configuration and boot process. 1,2 1

C117.6 Understand of System debugging and profiling. 1,2 1


List of Experiments:

1. Functional Testing Of Devices: Flashing the OS on to the device into a stable functional state

by porting desktop environment with necessary packages.

2. Exporting Display On To Other Systems: Making use of available laptop/desktop displays as

a display for the device using SSH client & X11 display server.

3. GPIO Programming: Programming of available GPIO pins of the corresponding device using

native programming language. Interfacing of I/O devices like LED/Switch etc., and testing

the functionality.

4. Interfacing Chronos eZ430: Chronos device is a programmable texas instruments watch

which can be used for multiple purposes like PPT control, Mouse operations etc., Exploit the

features of the device by interfacing with devices.

5. ON/OFF Control Based On Light Intensity: Using the light sensors, monitor the surrounding

light intensity & automatically turn ON/OFF the high intensity LED's by taking some pre-

defined threshold light intensity value.

6. Battery Voltage Range Indicator: Monitor the voltage level of the battery and indicating the

same using multiple LED's (for ex: for 3V battery and 3 led's, turn on 3 led's for 2-3V, 2 led's


49

for 1-2V, 1 led for 0.1-1V & turn off all for 0V)

7. Dice Game Simulation: Instead of using the conventional dice, generate a random value

similar to dice value and display the same using a 16X2 LCD. A possible extension could be

to provide the user with option of selecting single or double dice game.

8. Displaying RSS News Feed On Display Interface: Displaying the RSS news feed headlines

on a LCD display connected to device. This can be adapted to other websites like twitter or

other information websites. Python can be used to acquire data from the internet.

9. Porting Openwrt To the Device: Attempt to use the device while connecting to a wifi network

using a USB dongle and at the same time providing a wireless access point to the dongle.

10. Hosting a website on Board: Building and hosting a simple website(static/dynamic) on the

device and make it accessible online. There is a need to install server (eg: Apache) and

thereby host the website.

11. Webcam Server: Interfacing the regular usb webcam with the device and turn it into fully

functional IP webcam & test the functionality.

12. FM Transmission: Transforming the device into a regular fm transmitter capable of

transmitting audio at desired frequency (generally 88-108 Mhz) Note: Devices mentioned in the above lists include Arduino, Raspbery Pi, Beaglebone

ONLINE RESOURCES (SWAYAM/NPTEL/MOOCS/COURSERA): 1. https://www.researchgate.net/publication/224112804_Design_of_an_Embedded_Control_System_Laboratory_

Experiment

2. http://dap.jntua.ac.in/wp-content/uploads/2018/12/4.-Embedded-Systems-ES-R17.docx 3. https://www.atlantis-press.com/article/25889161.pdf


1. https://scet.in/wp-content/uploads/2020/10/R19M.Tech_.EmbeddedSystemsSyllabus.pdf

2. https://www.oreilly.com/library/view/building-embedded-linux/9780596529680/ch01.html

3. https://bookauthority.org/books/best-embedded-development-books

4. http://www.inf.furb.br/~maw/uclinux/O'reilly%20Building%20Embedded%20Linux%20Systems.pdf

5. https://crescent.education/wp-content/uploads/2020/07/M.Tech_.-VLSI-ES-R2019-Amended-upto-June-

2020-24.07.20.pdf

https://www.researchgate.net/publication/224112804_Design_of_an_Embedded_Control_System_Laboratory_Experiment

https://www.researchgate.net/publication/224112804_Design_of_an_Embedded_Control_System_Laboratory_Experiment

http://dap.jntua.ac.in/wp-content/uploads/2018/12/4.-Embedded-Systems-ES-R17.docx

https://www.atlantis-press.com/article/25889161.pdf

https://scet.in/wp-content/uploads/2020/10/R19M.Tech_.EmbeddedSystemsSyllabus.pdf

https://www.oreilly.com/library/view/building-embedded-linux/9780596529680/ch01.html

https://bookauthority.org/books/best-embedded-development-books

http://www.inf.furb.br/~maw/uclinux/O'reilly%20Building%20Embedded%20Linux%20Systems.pdf

https://crescent.education/wp-content/uploads/2020/07/M.Tech_.-VLSI-ES-R2019-Amended-upto-June-2020-24.07.20.pdf

https://crescent.education/wp-content/uploads/2020/07/M.Tech_.-VLSI-ES-R2019-Amended-upto-June-2020-24.07.20.pdf


50

I M.Tech-II SEM (ES)

Course Title: RTL SIMULATION AND

SYNTHESIS WITH PLDS

Course Code: : AS20-D55PC05




Prerequisites: STLD, DLD

Programme: ECE

Course Overview: RTL Simulation and Synthesis with PLDs. Course Objectives: • To introduce

Verilog HDL for the design and functionality verification of a digital circuit.


To describe both simple and complex RTL design scenarios using VHDL.

It gives practical information on the issues in ASIC prototyping using FPGAs,

To design challenges and how to overcome practical issues and concerns.

Course Outcomes(s)


C121.1 Identify, formulate, solve and implement problems in signal

processing, communication systems etc using RTL design tools

1,3 1,2

C121.2 Use EDA tools like Cadence, Mentor Graphics and Xilinx or

equivalent tools.

1,4,12 1

C121.3 Gain the knowledge on Verilog HDL Coding 1,4

C121.4 Students fully appreciate about the use of RTL in digital system

design.

1,2 2

C121.5 Students get an idea on Programmable Logic Devices design flow 1,2 2

C121.6 Students grasp the knowledge of IP‟s in prototyping. 1,2,12 2


UNIT-I: Top down approach to design, Design of FSMs (Synchronous and asynchronous), Static timing

analysis, Meta-stability, Clock issues, Need and design strategies for multi-clock domain designs.

UNIT-II: Design entry by Verilog/VHDL/FSM, Verilog AMS.

UNIT-III: Programmable Logic Devices, Introduction to ASIC Design Flow, FPGA, SoC, Floor planning,

Placement, Clock tree synthesis, Routing, Physical verification, Power analysis, ESD protection

UNIT-IV: Design for performance, Low power VLSI design techniques. Design for testability

UNIT-V: IP and Prototyping: IP in various forms: RTL Source code, Encrypted Source code, Soft IP, Netlist,

Physical IP, Use of external hard IP during prototyping

.

TEXT BOOKS:

1. Richard S. Sandige, “Modern Digital Design”, MGH, International Editions.


51

2. Donald D Givone, “Digital principles and Design”, TMH

REFERENCES:

1. Charles Roth, Jr. and Lizy K John, “Digital System Design using VHDL”, Cengage

Learning.

2. Samir Palnitkar, “Verilog HDL, a guide to digital design and synthesis”, Prentice Hall.

3. Doug Amos, Austin Lesea, Rene Richter, “FPGA based prototyping methodology manual”,

Xilinx

4. Bob Zeidman, “Designing with FPGAs & CPLDs”, CMP Books.






5. http://svpcet.org/rtl-simulation-and-synthesis-with-plds-18pc5701/

ONLINE RESOURCES:

1. http://svpcet.org/rtl-simulation-and-synthesis-with-plds-18pc5701/

2. https://www.scribd.com/document/436305644/RTL-Simulation-and-Synthesis-With-

PLDs-Qp-Mid-1

3. https://manavrachna.edu.in/wp-content/uploads/2020/01/MTech-ECE-scheme-and-

syllabus-2018.pdf

4. https://www.udemy.com/course/vsd-rtl-synthesis-qa-webinar/





http://svpcet.org/rtl-simulation-and-synthesis-with-plds-18pc5701/

http://svpcet.org/rtl-simulation-and-synthesis-with-plds-18pc5701/

https://www.scribd.com/document/436305644/RTL-Simulation-and-Synthesis-With-PLDs-Qp-Mid-1

https://www.scribd.com/document/436305644/RTL-Simulation-and-Synthesis-With-PLDs-Qp-Mid-1

https://manavrachna.edu.in/wp-content/uploads/2020/01/MTech-ECE-scheme-and-syllabus-2018.pdf

https://manavrachna.edu.in/wp-content/uploads/2020/01/MTech-ECE-scheme-and-syllabus-2018.pdf

https://www.udemy.com/course/vsd-rtl-synthesis-qa-webinar/


52


Course Title: ADVANCED DIGITAL SIGNAL

PROCESSING



Type of Course: Lecture + Assignment Total Contact Periods:48h


Prerequisites: Signals & Systems and Digital Signal Processing.

Programme: ECE

Course Overview: This subject builds upon the material introduced in Elec3104, focusing

exclusively on digital signal processing techniques. Most signals exist in the real world in analog

form. However, the large proportion signal processing is nowadays done on digital processors

(including your smart phone). This naturally requires a conversion of the real-world signals to digital

form and then conversion back to the analog form following the processing. In this subject, we aim

to give you a good grasp of important concepts that allow this process to take place. These include

the conversion from analog to digital and vice versa, digital filtering, transforms, noise and its

implications, estimation and prediction.


Know the Depth knowledge of processing digital signals.

Analyze FIR/IIR Cascaded lattice structures

Adaptive filters; wiener filters; adaptive noise cancellation.

Linear prediction & optimum linear filters

Nonparametric Methods for Power Spectrum Estimations

Course Outcomes(s)


C122.1 Analyze the discrete time signals and systems in time and

frequency domain 2,4 1

C122.2 Understand the design procedure of digital filer along with

structure 1,3,12 1

C122.3 Understand the modern digital signal processing algorithm 2,4,5 2

C122.4 Analyze the methods for power spectrum estimation 1,2,4 2

C122.5 Understand and implement Multi-rate signal processing systems;

quadrature mirror filter banks; multilevel filter banks. 2,12 2

C122.6 Understand the Parametric Methods for Power Spectrum

Estimation 1,2,12 1


53


UNIT-I: Overview of DSP, Characterization in time and frequency, FFT Algorithms, Digital filter design and

structures: Basic FIR/IIR filter design &structures, design techniques of linear phase FIR filters, IIR filters by

impulse invariance, bilinear transformation, FIR/IIR Cascaded lattice structures, parallel realization of IIR.

UNIT-II: Multi rate DSP, Decimators and Interpolators, Sampling rate conversion, multistage decimator &

interpolator, poly phase filters, QMF, digital filter banks, Applications in sub-band coding.

UNIT-III: Linear prediction & optimum linear filters, stationary random process, forward-backward linear

prediction filters, solution of normal equations, AR Lattice and ARMA Lattice-Ladder Filters, Wiener Filters

for Filtering and Prediction.

UNIT-IV: Adaptive Filters, Applications, Gradient Adaptive Lattice, Minimum mean square criterion, LMS

algorithm, Recursive Least Square algorithm

UNIT-V: Estimation of Spectra from Finite-Duration Observations of Signals. Nonparametric Methods for

Power Spectrum Estimation, Parametric Methods for Power Spectrum Estimation, Minimum- Variance Spectral Estimation, Eigen analysis Algorithms for Spectrum Estimation.

TEXT BOOKS:

1. J. G. Proakis and D.G. Manolakis, “Digital signal processing: Principles, Algorithm and

Applications”, 4th Edition, Prentice Hall, 2007.

2. N. J. Fliege, “Multirate Digital Signal Processing: Multirate Systems -Filter Banks –

Wavelets”, 1st Edition, John Wiley and Sons Ltd, 1999.

REFERENCES:

1. Bruce W. Suter, “Multirate and Wavelet Signal Processing”,1st Edition, Academic Press,

1997.

2. M. H. Hayes, “Statistical Digital Signal Processing and Modeling”, John Wiley & Sons Inc.,

2002.

3. S. Haykin, “Adaptive Filter Theory”, 4th Edition, Prentice Hall, 2001.

4. D. G. Manolakis, V. K. Ingle and S. M. Kogon, “Statistical and Adaptive Signal Processing”,

McGraw Hill, 2000



2. https://www.classcentral.com/course/swayam-power-system-dynamics-control-and-monitoring-12955



5. https://www.youtube.com/watch?v=5kpBz5pV_8Q


1. http://www-syscom.univ-mlv.fr/~zaidi/teaching/dsp-esipe-oc2/Course-Notes__Advanced-DSP.pdf

2. https://www.engineering.unsw.edu.au/electrical-

engineering/sites/elec/files/CourseOutline_ELEC4621_2019.pdf

3. https://www.veltech.edu.in/syllabi/SoEC/ECE/PROGRAMMEELECTIVE/SIGNAL%20PROCESSING%2

0DOMAIN/1152EC131ADVANCEDDIGITALSIGNALPROCESSING.pdf

4. https://www.wiley.com/en-

us/Advanced+Digital+Signal+Processing+and+Noise+Reduction%2C+4th+Edition-p-9780470754061

5. https://www.griffith.edu.au/study/courses/advanced-digital-signal-processing-7504ENG


https://www.classcentral.com/course/swayam-power-system-dynamics-control-and-monitoring-12955



https://www.youtube.com/watch?v=5kpBz5pV_8Q

http://www-syscom.univ-mlv.fr/~zaidi/teaching/dsp-esipe-oc2/Course-Notes__Advanced-DSP.pdf

https://www.engineering.unsw.edu.au/electrical-engineering/sites/elec/files/CourseOutline_ELEC4621_2019.pdf

https://www.engineering.unsw.edu.au/electrical-engineering/sites/elec/files/CourseOutline_ELEC4621_2019.pdf

https://www.veltech.edu.in/syllabi/SoEC/ECE/PROGRAMMEELECTIVE/SIGNAL%20PROCESSING%20DOMAIN/1152EC131ADVANCEDDIGITALSIGNALPROCESSING.pdf

https://www.veltech.edu.in/syllabi/SoEC/ECE/PROGRAMMEELECTIVE/SIGNAL%20PROCESSING%20DOMAIN/1152EC131ADVANCEDDIGITALSIGNALPROCESSING.pdf

https://www.wiley.com/en-us/Advanced+Digital+Signal+Processing+and+Noise+Reduction%2C+4th+Edition-p-9780470754061

https://www.wiley.com/en-us/Advanced+Digital+Signal+Processing+and+Noise+Reduction%2C+4th+Edition-p-9780470754061

https://www.griffith.edu.au/study/courses/advanced-digital-signal-processing-7504ENG


54

I M.Tech-II SEM (ES) Course Title: IOT AND ITS APPLICATIONS (PROFESSIONAL ELECTIVE-III)



Type of Course: Lecture + Assignment Total Contact Periods:48h


Prerequisites: Basic courses on communication, computer networks and signal processing

Programme: ECE

Course overview: The internet of things is transforming our physical world into a complex and

dynamic system of connected devices on an unprecedented scale. Advances in technology are

making possible a more widespread adoption of IOT, from pill shaped micro-cameras that can

pinpoint thousands of images within the body, to smart sensors that can assess crop conditions on a

farm, to the smart home devices that are becoming increasingly popular.


Develop the skill set of students to build IoT systems and sensor interfacing..

Know the Components of IOT including Sensors and actuators, computing and

communication systems.

Cover IOT Protocols, Security of IOT, Cloud based design and AI/Deep learning based

analytics.

Students will be explored to the interconnection and integration of the physical world and the

cyber space.

They are also able to design & develop IOT Devices.

Course Outcomes(s)

CO# Course Outcomes POs PSOs

C123.1 Able to understand the application areas of IOT 1,2 1

C123.2 Able to realize the revolution of Internet in Mobile Devices, Cloud

& Sensor Networks

2,4,5 2

C123.3 Able to understand building blocks of Internet of Things and

characteristics.

1,2 1

C123.4 Familiarize the protocol, design requirements, suitable algorithms,

and the state-of-the-art cloud platform to meet the industrial

requirement.

1,3,4 2

C123.5 Design and develop IOT based sensor systems. 2,3,4 2

C123.6 Program the single board computers to read sensor data and

posting in cloud.

2,3 1,2


55


UNIT-I: IoT& Web Technology The Internet of Things Today, Time for Convergence, Towards the IOT Universe, Internet of Things Vision, IOT Strategic Research and Innovation Directions, IOT Applications,

Future Internet Technologies, Infrastructure, Networks and Communication, Processes, Data Management,

Security, Privacy & Trust, Device Level Energy Issues, IoT Related Standardization, Recommendations on Research Topics.

UNIT-II: M2M to IOT – A Basic Perspective– Introduction, Some Definitions, M2M Value Chains, IoT Value Chains, An emerging industrial structure for IoT, The international driven global value chain and global

information monopolies. M2M to IoT-An Architectural Overview– Building an architecture, Main design

principles and needed capabilities, An IoT architecture outline, standards considerations.

UNIT-III: IoT Architecture -State of the Art – Introduction, State of the art, Architecture Reference Model-

Introduction, Reference Model and architecture, IoT reference Model, IoT Reference Architecture-

Introduction, Functional View, Information View, Deployment and Operational View, Other Relevant

architectural-views.

UNIT-IV: IoT Applications for Value Creations Introduction, IoT applications for industry: Future Factory

Concepts, Brownfield IoT, Smart Objects, Smart Applications, Four Aspects in your Business to Master IoT,

Value Creation from Big Data and Serialization, IoT for Retailing Industry, IoT For Oil and Gas Industry, Opinions on IoT Application and Value for Industry, Home Management, eHealth.

UNIT-V: Internet of Things Privacy, Security and Governance Introduction, Overview of Governance, Privacy and Security Issues,

TEXT BOOKS:

1. 1 Vijay Madisetti and Arshdeep Bahga, “Internet of Things (A Hands-on-Approach)”, 1st

Edition, VPT, 2014.

2. Francis daCosta, “Rethinking the Internet of Things: A Scalable Approach to Connecting

Everything”, 1st Edition, Apress Publications, 2013.

3. Cuno Pfister, “Getting Started with the Internet of Things”, O Reilly Media, 2011.

REFERENCES:

1. Adrian McEwen, “Designing the Internet of Things”, Wiley Publishers, 2013, ISBN: 978-1-118-43062-0




3. https://www.youtube.com/watch?v=-AchshZ7MBg


5. https://www.csmssengg.org/cse/IOT-Track-NPTEL-courses-with-detailed-syllabus-COMPUTER-IT.pdf


1. https://www.classcentral.com/course/swayam-introduction-to-internet-of-things-10093

2. https://www.thebetterindia.com/245018/free-online-course-internet-of-things-iit-kharagpur-nptel-how-to-

apply-bulletin-him16/



https://www.youtube.com/watch?v=-AchshZ7MBg


https://www.csmssengg.org/cse/IOT-Track-NPTEL-courses-with-detailed-syllabus-COMPUTER-IT.pdf

https://www.classcentral.com/course/swayam-introduction-to-internet-of-things-10093

https://www.thebetterindia.com/245018/free-online-course-internet-of-things-iit-kharagpur-nptel-how-to-apply-bulletin-him16/

https://www.thebetterindia.com/245018/free-online-course-internet-of-things-iit-kharagpur-nptel-how-to-apply-bulletin-him16/


56

M. TECH. I Year II Sem. (ES)

Course overview: Digital signal processing (DSP) has emerged over last two decades as the single

most key component in all electronic applications, e.g., multimedia and mobile communications,

video compression, digital still and network cameras, mobile phones, radar imaging, acoustic-Beam

formers, GPS, biomedical signal processing etc. Most of these applications impose several

challenges in the implementation of DSP systems, like capability to process high throughput data as

demanded by the real time application, as well as requiring less power and less chip area. This

course aims at providing a comprehensive coverage of some of the important techniques for

designing efficient VLSI architectures for DSP. Towards this, architectural optimization at various

levels will be considered. The course assumes minimal prerequisites - an undergraduate level

knowledge of digital circuit design and elementary DSP operations is sufficient for one to be able to

attend the course. Apart from regular students, participants from academia may thus find the course

to be useful to develop similar courses at their respective institutions. Alternatively, the course may

also be used as a reference by industrial professionals interested in VLSI design of signal processing

and communication systems.

Course objectives: The course should enable the students to:

To make an in depth study of DSP structures amenable to VLSI implementation.

To enable students to design VLSI system with high speed and low power.

To make the students to implement DSP algorithm in an optimized method.


C123.1 Ability to implement fast convolution algorithms 1, 1

C123.2 Ability to modify the existing or new DSP architectures

suitable for VLSI.

2,3 2

C123.3 perform Pipelining and parallel processing in FIR systems to

achieve high speed and low power.

4,5 2

C123.4 perform Pipelining and parallel processing in IIR systems and

adaptive filters

3 1

C123.5 understand clocking issues and asynchronous system 1 1

C123.6 Low power design aspects of processors for signal processing

and wireless applications.

2 2

Course Title: SIGNAL PROCESSING FOR

VLSI (PROFESSIONAL ELECTIVE-III)

Course Code:AS20-D55PE32

Teaching Scheme (L:T:P): 3:0:0 Credits: 3



Prerequisites: VLSI Design, Signal & Systems.

Programme: ECE


57

UNIT- I: Introduction to DSP: Typical DSP algorithms, DSP algorithms benefits, Representation of DSP

algorithms. Pipelining and Parallel Processing: Introduction, Pipelining of FIR Digital filters, Parallel

Processing, Pipelining and Parallel Processing for Low Power Retiming: Introduction, Definitions and Properties, Solving System of Inequalities, Retiming Techniques

UNIT- II: Folding and Unfolding: Folding- Introduction, Folding Transform, Register minimization

Techniques, Register minimization in folded architectures, folding of Multirate systems, Unfolding-

Introduction, An Algorithm for Unfolding, Properties of Unfolding, critical Path, Unfolding and Retiming,

Applications of Unfolding

UNIT- III: Systolic Architecture Design: Introduction, Systolic Array Design Methodology, FIR Systolic Arrays, Selection of Scheduling Vector, Matrix Multiplication and 2D Systolic Array Design, Systolic Design

for Space Representations contain Delays.

UNIT - IV:. Fast Convolution: Introduction – Cook-Toom Algorithm – Winogard algorithm – Iterated

Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection.

UNIT-V: Low Power Design: Scaling Vs Power Consumption, Power Analysis, Power Reduction techniques, Power Estimation Approaches-Programmable DSP: Evaluation of Programmable Digital Signal

Processors, DSP Processors for Mobile and Wireless Communications, Processors for Multimedia Signal

Processing

TEXT BOOKS:

1. VLSI Digital Signal Processing- System Design and Implementation – Keshab K. Parthi,

Wiley Inter Science, 1998.

2. VLSI and Modern Signal processing – Kung S. Y, H. J. While House, T. Kailath, Prentice

Hall, 1985.

REFERENCES:

1. Design of Analog – Digital VLSI Circuits for Telecommunications and Signal Processing

Jose E. France, Yannis Tsividis, Prentice Hall, 1994.

2. VLSI Digital Signal Processing – Medisetti V. K, IEEE Press (NY), 1995.



2. https://nptel.ac.in/noc/courses/noc20/SEM1/noc20-ee44/






2. https://www.classcentral.com/course/swayam-vlsi-signal-processing-17837

3. https://www.wiley.com/en-

in/VLSI+Digital+Signal+Processing+Systems%3A+Design+and+Implementation-p-9780471241867

4. https://www.researchgate.net/journal/Journal-of-VLSI-Signal-Processing-1573-109X


https://nptel.ac.in/noc/courses/noc20/SEM1/noc20-ee44/





https://www.classcentral.com/course/swayam-vlsi-signal-processing-17837

https://www.wiley.com/en-in/VLSI+Digital+Signal+Processing+Systems%3A+Design+and+Implementation-p-9780471241867

https://www.wiley.com/en-in/VLSI+Digital+Signal+Processing+Systems%3A+Design+and+Implementation-p-9780471241867

https://www.researchgate.net/journal/Journal-of-VLSI-Signal-Processing-1573-109X


58


Course Title: SYSTEM ON CHIP

ARCHITECTURE

(PROFESSIONAL ELECTIVE-III)



Type of Course: Lecture + Assignment Total Contact Periods:


Prerequisites: VLSI

Programme: ECE

Course Overview: This course covers principles and methods for technical System Architecture. It

presents a synthetic view including: the resolution of ambiguity to identify system goals and

boundaries; the creative process of mapping form to function; and the analysis of complexity and

methods of decomposition and re-integration. Industrial speakers and faculty present examples from

various industries. Heuristic and formal methods are presented. Restricted to SDM (System Design

and Management) students..

Course Objectives: To prepare students to:

Compare existing architecting approaches

Create new approaches

Analyze old and new approaches, and synergize a "best" approach

Think creatively and "out-of-the-box" when necessary

Develop a personal set of guiding principles for successful architecting

Course Outcomes(s)


C123.1 Understand and Explain what a system is and how behavior emerges 1, 2 2

C123.2 Explain what a product is, how it creates value and competitive advantage

2,3 1

C123.3 Identify the common features of a generic Product Development

Process (PDP), and create one specialized for a given product

3,4,5 2

C123.4 Create architectures for new or improved systems 3,5 2

C123.5 Identify the architecture of systems, critique them, and learn from

them

1,2,3 1,2

C123.6 Analyze and Execute the role of a system architect 1,2 2


UNIT-I: Introduction to the System Approach: System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory and Addressing. System level interconnection, An approach for

SOC Design, System Architecture and Complexity.

UNIT-II: Processors: Introduction , Processor Selection for SOC, Basic concepts in Processor Architecture,

Basic concepts in Processor Micro Architecture, Basic elements in Instruction handling. Buffers: minimizing

Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instructions extensions,

VLIW Processors, Superscalar Processors.

UNIT-III: Memory Design for SOC: Overview of SOC external memory, Internal Memory, Size,

Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Types of Cache, Split – I, and D – Caches, Multilevel Caches, Virtual to real


59

translation , SOC Memory System, Models of Simple Processor – memory interaction.

UNIT-IV: Interconnect Customization and Configuration: Inter Connect Architectures, Bus: Basic Architectures, SOC Standard Buses , Analytic Bus Models, Using the Bus model, Effects of Bus transactions

and contention time. SOC Customization: An overview, Customizing Instruction Processor, Reconfiguration

Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.

.

UNIT-V: Application Studies / Case Studies: SOC Design approach, AES algorithms, Design and evaluation, Image compression – JPEG compression.

TEXT BOOKS:

1. Michael J. Flynn and Wayne Luk, “Computer System Design System-on-Chip”, Wiley India

Pvt. Ltd.

2. Steve Furber, “ARM System on Chip Architecture “, 2nd

Edition, 2000, Addison Wesley

Professional. REFERENCES:

1. Ricardo Reis, “”Design of System on a Chip: Devices and Components”, 1st Edition, 2004,

Springer.

2. Jason Andrews, “Co-Verification of Hardware and Software for ARM System on Chip

Design (Embedded Technology)”, Newnes, BK and CDROM.

3. Prakash Rashinkar, Peter Paterson and Leena Singh L, “System on Chip Verification-

Methodologies and Techniques”, 2001, Kluwer Academic Publishers.








1. https://www.youtube.com/watch?v=PRQXzjTrCJY

2. https://www.google.com/search?q=nptel+computer+architecture+assignment+solutions&sa=X&ved=2ah

UKEwiduK3h8NnuAhUlxzgGHXILBq8Q1QIoAXoECAQQAg

3. https://www.google.com/search?q=computer+architecture+nptel+pdf&sa=X&ved=2ahUKEwiduK3h8Nn

uAhUlxzgGHXILBq8Q1QIoBXoECAQQBg

4. https://dl.acm.org/citation.cfm?id=557024

5. https://www.ele.uva.es/~jesman/BigSeti/ftp/Microcontroladores/ARM/Arm%20System-On-

Chip%20Architecture.pdf

6. https://ieeexplore.ieee.org/document/8704077






https://www.youtube.com/watch?v=PRQXzjTrCJY

https://www.google.com/search?q=nptel+computer+architecture+assignment+solutions&sa=X&ved=2ahUKEwiduK3h8NnuAhUlxzgGHXILBq8Q1QIoAXoECAQQAg

https://www.google.com/search?q=nptel+computer+architecture+assignment+solutions&sa=X&ved=2ahUKEwiduK3h8NnuAhUlxzgGHXILBq8Q1QIoAXoECAQQAg

https://www.google.com/search?q=computer+architecture+nptel+pdf&sa=X&ved=2ahUKEwiduK3h8NnuAhUlxzgGHXILBq8Q1QIoBXoECAQQBg

https://www.google.com/search?q=computer+architecture+nptel+pdf&sa=X&ved=2ahUKEwiduK3h8NnuAhUlxzgGHXILBq8Q1QIoBXoECAQQBg

https://dl.acm.org/citation.cfm?id=557024

https://www.ele.uva.es/~jesman/BigSeti/ftp/Microcontroladores/ARM/Arm%20System-On-Chip%20Architecture.pdf

https://www.ele.uva.es/~jesman/BigSeti/ftp/Microcontroladores/ARM/Arm%20System-On-Chip%20Architecture.pdf

https://ieeexplore.ieee.org/document/8704077


60


Course Title: HARDWARE AND SOFTWARE

CO-DESIGN

(PROFESSIONAL ELECTIVE-III)


Teaching Scheme (L:T:P:C): 3:0:0:3 Credits:3



Prerequisites: DSD, ESD.

Programme: ECE

Course Overview:

Hardware-software codesign is focused on the design and implementation of systems which have

components that run in both software and hardware. A key skill to designing such systems is being able to

partition and translate between C programs and VHDL or HLS. This course will provide guidance and hands-

on exercises to give students experience in carrying out software-hardware codesign activities using a FPGA

as a base platform.

Course Objectives:

To introduce you to a range of techniques and methodologies used in embedded system

design.

Implementation of a system-on-a-chip (SOC) project to accomplish an interactive task

involving hardware and software aspects.

To present techniques for the concurrent design, or codesign, of embedded systems that are

dedicated to specific applications.

It will discuss modern design Methodologies with an emphasis on early design phases, not

covered by traditional methods, including modeling, verification and system-level synthesis.

It will also discusses the topics of embedded real-time systems, and power related issues at

the system level.

Course Outcomes(s)


C123.1 Analyze and explain the control-flow and data-flow of a software

program and a cycle-Based hardware description,

1,2 1,2

C123.2 Acquire the knowledge on various models of Co-design 1,3 1

C123.3 Explore the interrelationship between Hardware and software in a

embedded system.

1,2 2,3

C123.4 Acquire the knowledge of firmware development process and tools

during Co-design.

1,2,5 2,3

C123.5 Understand validation methods and adaptability. 2,4 2,3

C123.6 Use simulation software to co-simulate software programs with

cycle-based hardware descriptions.

1,2, 12 2,3


61

COURSE CONTENT (SYLLABUS):

UNIT-I: Co- Design Issues: Co- Design Models, Architectures, Languages, A Generic Co-design

Methodology. Co- Synthesis Algorithms: Hardware software synthesis algorithms: hardware –

software partitioning distributed system co-synthesis.

UNIT-II: Prototyping and Emulation: Prototyping and emulation techniques, prototyping and

emulation environments, future developments in emulation and prototyping architecture

specialization techniques, system communication infrastructure.

Target Architectures: Architecture Specialization techniques, System Communication

infrastructure, Target Architecture and Application System classes, Architecture for control

dominated systems (8051-Architectures for High performance control), Architecture for Data

dominated systems (ADSP21060, TMS320C60), Mixed Systems.

UNIT –III:

Compilation Techniques and Tools for Embedded Processor Architectures: Modern embedded

architectures, embedded software development needs, compilation technologies, practical

consideration in a compiler development environment.

UNIT-IV: Design Specification and Verification: Design, co-design, the co-design computational

model, concurrency coordinating concurrent computations, interfacing components, design

verification, implementation verification, verification tools, interface verification.

UNIT –V : Languages for System – Level Specification and Design-I: System – level specification,

design representation for system level synthesis, system level specification languages, Languages for

System – Level Specification and Design-II: Heterogeneous specifications and multi-language co-

simulation, the cosyma system and lycos system.

TEXT BOOKS:

1. D. Gajski, F. Vahid, S.Narayan, and J. Gong, "Specification and Design of Embedded

Systems", 1/E, Prentice Hall, 1994.

2. Jorgan Syaunstrup and W.Wolf, "Hardware Software Co - design: Principles and Practice",

1/E, Springer, 1997.

3. Articles in various journals and conference proceedings.

REFERENCES:

1. Hardware / Software Co- Design Principles and Practice – Jorgen Staunstrup, Wayne Wolf –

Springer, 2009.

2. Hardware / Software Co- Design - Giovanni De Micheli, Mariagiovanna Sami,Kluwer

Academic Publishers, 2002.










62


Course Title: NETWORK SECURITY AND

CRYPTOGRAPHY

(PROFESSIONAL ELECTIVE-IV)





Prerequisites: CN, CYBER SECURITY

Programme: ECE

Course Overview: Cryptography is the science of writing in secret code. More generally, it is about constructing

and analyzing protocols that block adversaries; various aspects in information security such as data

confidentiality, data integrity, authentication, and non-repudiation are central to modern

cryptography.

Course Objective:

To understand basics of Cryptography and Network Security.

To be able to secure a message over insecure channel by various means.

To learn about how to maintain the Confidentiality, Integrity and Availability of a data.

To understand various protocols for network security to protect against the threats in the

network

Course Outcomes(s): At the end of the course, students will be able to:

CO# Course Outcomes: POs PSOS

C124.1 Identify and utilize different forms of cryptography techniques. 1,2 1

C124.2 Symmetrical and Asymmetrical cryptography. 1,5 1,

C124.3 Data integrity, Authentication, Digital Signatures. 2,4 1,2

C124.4 Various network security applications, IPSec, Firewall, IDS, Web security,

Email security, and Malicious software etc. 2,4 2,

C124.5 Distinguish among different types of threats to the system and handle

the same.

1,2 1,2

C124.6 Describe network security services and mechanisms. 1,2 2


UNIT-I: Security: Need, security services, Attacks, OSI Security Architecture, one time passwords,

Model for Network security, Classical Encryption Techniques like substitution ciphers,

Transposition ciphers, Cryptanalysis of Classical Encryption Techniques.

UNIT-II: Number Theory: Introduction, Fermat‟s and Euler‟s Theorem, The Chinese Remainder

Theorem, Euclidean Algorithm, Extended Euclidean Algorithm, and Modular Arithmetic.

UNIT-III: Private-Key (Symmetric) Cryptography: Block Ciphers, Stream Ciphers, RC4 Stream

cipher, Data Encryption Standard (DES), Advanced Encryption Standard (AES), Triple DES, RC5,

IDEA, Linear and Differential Cryptanalysis.

UNIT-IV: Public-Key (Asymmetric) Cryptography: RSA, Key Distribution and Management,


63

Diffie-Hellman Key Exchange, Elliptic Curve Cryptography, Message Authentication Code, hash

functions, message digest algorithms: MD4 MD5, Secure Hash algorithm, RIPEMD-160, HMAC.

UNIT-V: Authentication and System Security: IP and Web Security Digital Signatures, Digital

Signature Standards, Authentication Protocols, Kerberos, IP security Architecture, Encapsulating

Security Payload, Key Management, Web Security Considerations, Secure Socket Layer, Secure

Electronic Transaction Intruders, Intrusion Detection, Password Management, Worms, viruses,

Trojans, Virus Countermeasures, Firewalls, Trusted Systems.

TEXT BOOKS:

1. William Stallings, “ Cryptography and Network Security, Principles and Practices”, Pearson

Education, 3rd

Edition.

2. Charlie Kaufman, Radia Perlman and Mike Speciner, “Network Security, Private

Communication in a Public World”, Prentice Hall, 2nd

Edition

REFERENCES:

1. Christopher M. King, Ertem Osmanoglu, Curtis Dalton, “Security Architecture, Design

Deployment and Operations”, RSA Pres,

2. Stephen Northcutt, Leny Zeltser, Scott Winters, Karen Kent, and Ronald W. Ritchey, “Inside

Network Perimeter Security”, Pearson Education, 2nd

Edition

3. Richard Bejtlich, “The Practice of Network Security Monitoring: Understanding Incident

Detection and Response”, William Pollock Publisher, 2013.




3. http://www.nptelvideos.in/2012/11/cryptography-and-network-security.html





1. https://www.mitel.com/articles/web-communication-cryptography-and-network-

security

2. https://www.oreilly.com/library/view/web-security-privacy/0596000456/ch04.html

3. http://www.inf.ufsc.br/~bosco.sobral/ensino/ine5680/material-cripto-seg/2014-

1/Stallings/Stallings_Cryptography_and_Network_Security.pdf

4. https://www.classcentral.com/course/swayam-cryptography-and-network-security-9896

5. http://uru.ac.in/uruonlinelibrary/Cyber_Security/Cryptography_and_Network_Securit

y.pdf



http://www.nptelvideos.in/2012/11/cryptography-and-network-security.html




https://www.mitel.com/articles/web-communication-cryptography-and-network-security

https://www.mitel.com/articles/web-communication-cryptography-and-network-security

https://www.oreilly.com/library/view/web-security-privacy/0596000456/ch04.html

http://www.inf.ufsc.br/~bosco.sobral/ensino/ine5680/material-cripto-seg/2014-1/Stallings/Stallings_Cryptography_and_Network_Security.pdf

http://www.inf.ufsc.br/~bosco.sobral/ensino/ine5680/material-cripto-seg/2014-1/Stallings/Stallings_Cryptography_and_Network_Security.pdf

https://www.classcentral.com/course/swayam-cryptography-and-network-security-9896

http://uru.ac.in/uruonlinelibrary/Cyber_Security/Cryptography_and_Network_Security.pdf

http://uru.ac.in/uruonlinelibrary/Cyber_Security/Cryptography_and_Network_Security.pdf


64


Course Title: PHYSICAL DESIGN

AUTOMATION

(PROFESSIONAL ELECTIVE-IV)





Prerequisites: VLSI

Programme: ECE

Course Objectives:

Understand the concepts of Physical Design Process such as partitioning, Floor planning,

Placement and Routing.

Discuss the concepts of design optimization algorithms and their application to physical

design automation.

Understand the concepts of simulation and synthesis in VLSI Design Automation

Formulate CAD design problems using algorithmic methods

Course Outcomes(s): At the end of the course, students will be able to:

CO# Course Outcomes POs PSOs

C124.1 Study automation process for VLSI System design 1,2 1

C124.2 Understanding of fundamentals for various physical design

CAD tools.

3,12 1,2

C124.3 Decompose large mapping problem into pieces, including logic

optimization with partitioning, placement and routing

3,4 1

C124.4 Develop and enhance the existing algorithms and computational

techniques for physical design process of VLSI systems.

3 1

C124.5 Solve the performance issues in circuit layout. 6 2

C124.6 Place the blocks and how to partition the blocks while for

designing the layout for IC.

3,12 1


UNIT- I Introduction to VLSI Physical Design Automation: Design Representation, VLSI Design

Styles, and VLSI Physical Design automation.

UNIT- II: Partitioning, Floor planning, Pin Assignment, Standard cell, Performance issues in circuit

layout, delay models, Layout styles.

UNIT - III: Placement: Problem formulation, classification, Simulation based placement algorithms,

Partitioning based placement algorithms, Time driven and performance driven placement.

UNIT-IV: Global routing: Problem formulation, classification of global routing, Maze routing

algorithms, Line- Probe algorithms, and shortest path based algorithms, Steiner Tree based

algorithms, Integer programming based approach, Performance driven routing.

Detailed Routing: Problem formulation, classification, Single layer, two layer, three layer and Multi-

Layer channel routing, Algorithms, Switch box routing.


65

UNIT-V: Over the Cell Routing - Single layer and two-layer routing: Over the cell routing, Two

Layer, Three Layer and Multi-Layer OTC Routing. Via Minimization: Constraint and

Unconstrained via minimization.

Clock and Power Routing: Clocking schemes, design considerations for the clock ,Problem

formulation, Clock routing algorithms, Skew and Delay reduction by Pin Assignment, Multiple clock

routing, Power and Ground Routing

TEXT BOOKS:

1. Algorithms for VLSI Physical Design Automation – Naveed Sherwani, 3rd Ed., 2005,

2. Algorithms for VLSI Design Automation, S.H.Gerez, 1999, WILEY Student Edition, John

wiley & Sons (Asia) Pvt. Ltd.

REFERENCES:

1. Computer Aided Logical Design with Emphasis on VLSI – Hill & Peterson, 1993, Wiley.

2. Modern VLSI Design: Systems on silicon – Wayne Wolf, 2nd ed., 1998, Pearson Education

Asia








1. https://www.google.com/search?q=PHYSICAL+DESIGN+AUTOMATION+web+refere

nces+or+books&nfpr=1&sa=X&ved=2ahUKEwjv7Oqzu9zuAhXGfn0KHfIFAosQvgUo

AXoECAYQMA

2. https://dl.acm.org/doi/book/10.5555/530220

3. https://dl.acm.org/citation.cfm?id=1521436

4. https://www.worldscientific.com/worldscibooks/10.1142/4109

5. https://ieeexplore.ieee.org/document/9310556/

6. https://encrypted-

tbn0.gstatic.com/images?q=tbn:ANd9GcSFx7HiIkcIM19bkSWYuPL0u2EtCUo3_jQx-

LODRxyhGmW1QK79ooirNw&s=0






https://www.google.com/search?q=PHYSICAL+DESIGN+AUTOMATION+web+references+or+books&nfpr=1&sa=X&ved=2ahUKEwjv7Oqzu9zuAhXGfn0KHfIFAosQvgUoAXoECAYQMA



https://dl.acm.org/doi/book/10.5555/530220

https://dl.acm.org/citation.cfm?id=1521436

https://www.worldscientific.com/worldscibooks/10.1142/4109

https://ieeexplore.ieee.org/document/9310556/

https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcSFx7HiIkcIM19bkSWYuPL0u2EtCUo3_jQx-LODRxyhGmW1QK79ooirNw&s=0




66


Course Title: RTL SIMULATION AND

SYNTHESIS WITH PLDS LAB



Type of Course: Practical Total Contact Periods:48h


Prerequisites: VLSI & ECAD LAB

Programme: ECE

Course Objective

Compare and select ARM processor core based SoC with several features/peripherals based

on requirements of embedded applications.

Identify and characterize architecture of Programmable DSP Processors.

Develop small applications by utilizing the ARM processor core and DSP processor based

platform.

Course Outcomes(s)


C125.1 Identify, formulate, solve and implement problems in signal

processing, communication systems etc using RTL design

tools.

1,3 1

C125.2 Use EDA tools like Cadence, Mentor Graphics and Xilinx or

equivalent tools

1,4 1

C125.3 Outline the concepts of different design flows in VLSI. 1,2,5 1

C125.4 Illustrate different low power latches and Flip-flops. 2,5 2

C125.5 Describe Finite State Machines and comprehend concepts of clock related issues.

1,5 1

C125.6 Explain the concepts of IP cores and Prototyping. 1,2 3



1. Verilog implementation of 8:1 Mux/Demux, Full Adder, 8-bit Magnitude comparator,

Encoder/decoder, Priority encoder, D-FF, 4-bit Shift registers (SISO, SIPO, PISO,

bidirectional), 3-bit Synchronous Counters, Binary to Gray converter, Parity generator.

2. Sequence generator/detectors, Synchronous FSM – Mealy and Moore machines.

3. Vending machines - Traffic Light controller, ATM, elevator control.

4. PCI Bus & arbiter and downloading on FPGA.

5. UART/ USART implementation in Verilog.

6. Realization of single port SRAM in Verilog.

7. Verilog implementation of Arithmetic circuits like serial adder/ subtractor, parallel

adder/subtractor, serial/parallel multiplier.

8. Discrete Fourier transform/Fast Fourier Transform algorithm in Verilog.

TEXT BOOKS:

1. Richard S. Sandige, Modern Digital Design , MGH, International Editions,1990

2. T. R. Padmanabhan and B. F.V.G. Bala Tripura Sundari, Design through Verilog HDL , WSE, IEEE Press,

2004.


67


Course Title: ADVANCED DIGITAL SIGNAL

PROCESSING LAB

Course Code:AS20-D55PC08


Type of Course: Lecture +Tutorial Total Contact Periods: 48h


Prerequisites: DSP & DSP LAB

Programme: ECE

Course Objective

Enumerate the basic concepts of signals and systems and their interconnections in a simple

and easy-to-understand manner through different mathematical operations like folding,

shifting, scaling, convolutions, etc. Using MATLAB; also gain knowledge of TMS kit, digital

image filter;

Construct different realization structures;

Determine transfer function and predict frequency response of discrete-time systems by

applying various techniques like z-transform, DFT and FFT using MATLAB;

Evaluate cost of filters in terms of memory space complexity, algorithm complexity and

economic values;

Design and compose digital IIR and fir filters using filter approximation theory, for optimal

cost.

Course Outcomes(s)


C126.1 Convert analog signal into digital signals and vice-versa, generation

of different signals and basic knowledge of TMS kit;

1 1,2

C126.2 Compute frequency response of the systems using frequency

transformation technique, DFT, DIF-FFT or DIT-FFT algorithm,

window techniques and visualization using MATLAB;

1,12 1

C126.3 Design FIR and IIR filters; 1,3 1

C126.4 Evaluate performance of filter with time variant signals; 1,3 1

C126.5 Recommend environment-friendly filter for different real- time

applications such as optical filter design, acoustic filter design etc.

1,12 1

C126.6 To perform DFT by DIT-FFT and DIF-FFT methods in MATLAB. 5 1



1. Basic Operations on Signals, Generation of Various Signals and finding its FFT.

2. Program to verify Decimation and Interpolation of a given Sequences.

3. Program to Convert CD data into DVD data

4. Generation of Dual Tone Multiple Frequency (DTMF) Signals

5. Plot the Periodogram of a Noisy Signal and estimate PSD using Periodogram and Modified

Periodogram methods

6. Estimation of Power Spectrum using Bartlett and Welch methods

7. Verification of Autocorrelation Theorem


68

8. Parametric methods (Yule-Walker and Burg) of Power Spectrum Estimation

9. Estimation of data series using Nth order Forward Predictor and comparing to the Original

Signal

10. Design of LPC filter using Levinson-Durbin Algorithm

11. Computation of Reflection Coefficients using Schur Algorithm

12. To study Finite Length Effects using Simulink

13. ECG signal compression

14. Design and Simulation of Notch Filter to remove 60 Hz Hum/any unwanted frequency

component of given Signal (Speech/ECG)


69

II M.Tech-I SEM (EPS) Course Title: SCRIPTING LANGUAGES (PROFESSIONAL ELECTIVE - V)


Teaching Scheme (L:T:P):3 0 0 Credits:3

Type of Course:Lecture + Assignment Total Contact Periods:48 h


Prerequisites: SCRIPTING LANGUAGES LAB Programme: ECE

Course Overview:

The purpose of the course is to prepare students for building scripts that control a sequence of

program steps such as those used in developing testing and deploying software. A modern scripting

language, Python, is used as an example of a scripting language.

Course Objectives: To prepare the students to

To master the theory behind scripting and its relationship to classic programming.

To survey many of the modern and way cool language features that show up frequently in

scripting languages,

To gain some fluency programming in Ruby, JavaScript, Perl, Python, and related languages.

To design and implement one's own scripting language.

Course Outcomes(s)


C211.1 Demonstrate the basic techniques used to create scripts for

automating system administrative tasks.

1,2,3,4 1,2

C211.2 Design, code, and test applications using Python scripts. 1,2,3 1

C211.3 Construct web scraping scripts to programmatically obtain

data and content from web pages.

1,2,4 2

C211.4 Demonstrate the use of Python to manage applications

using networking.

1 2

C211.5 Control the keyboard and mouse with GUI automation. 1,2,3,5 2

C211.6 Use Python to process Excel spreadsheets, PDF and CSV

files, Word documents, and JSON data. 1,2,12 2


UNIT-I: Introduction to Scripts and Scripting: Characteristics and uses of scripting languages, Introduction to

PERL, Names and values, Variables and assignment, Scalar expressions, Control structures, Built- in functions, Collections of Data, Working with arrays, Lists and hashes, Simple input and output, Strings,

Patterns and regular expressions, Subroutines, Scripts with arguments.

UNIT-II: Advanced PERL: Finer points of Looping, Subroutines, Using Pack and Unpack, Working with

files, Navigating the file system, Type globs, Eval, References, Data structures, Packages, Libraries and

modules, Objects, Objects and modules in action, Tied variables, Interfacing to the operating systems,

Security issues.

UNIT-III: TCL: The TCL phenomena, Philosophy, Structure, Syntax, Parser, Variables and data in TCL,

Control flow, Data structures, Simple input/output, Procedures, Working with Strings, Patterns, Files and


70

Pipes, Example code.

UNIT-IV: Advanced TCL: The eval, source, exec and up-level commands, Libraries and packages,

Namespaces, Trapping errors, Event-driven programs, Making applications 'Internet-aware', 'Nuts- and-bolts'

internet programming, Security issues, running untrusted code, The C interface

UNIT-V: TK and JavaScript: Visual tool kits, Fundamental concepts of TK, TK by example, Events and

bindings, Geometry managers, PERL-TK.

JavaScript – Object models, Design Philosophy, Versions of JavaScript, The Java Script core language, Basic concepts of Pythan.

Object Oriented Programming Concepts (Qualitative Concepts Only): Objects, Classes, Encapsulation, Data Hierarchy.

TEXT BOOKS:

1. David Barron, “The World of Scripting Languages”, Wiley Student Edition, 2010.

2. Brent Welch, Ken Jones and Jeff Hobbs., “Practical Programming in Tcl and Tk”

– 4th Edition, Prentice Hall

3. Herbert Schildt, “Java the Complete Reference”, 7th Edition, TMH.

1. REFERENCES:

Clif Flynt, “Tcl/Tk: A Developer's Guide”, 2003, Morgan Kaufmann Series.

2. John Ousterhout, “Tcl and the Tk Toolkit”, 2nd

Edition, 2009, Kindel Edition.

3. Wojciech Kocjan and Piotr Beltowski, “Tcl 8.5 Network Programming book”, Packt

Publishing.

4. Bert Wheeler, “Tcl/Tk 8.5 Programming Cookbook”, 2011, Packt Publishing Limited













71

II M.Tech-I SEM (ES)

Course Title: MEMORY TECHNOLOGIES

(PROFESSIONAL ELECTIVE - V)


Teaching Scheme (L:T:P):3 0 0 Credits:3

Type of Course:Lecture + Assignment Total Contact Periods:48 h


Prerequisites: Courses related to solid state device and computer architecture are highly recommended

Programme: ECE

Course overview: The first part of the course discusses the mainstream semiconductor memory

device technologies that enable various levels in the memory hierarchy, including SRAM, DRAM,

and FLASH technologies. Issues such as basic operation principles, device design considerations,and

device scaling trend and peripheral circuitry will be addressed. In addition, emerging memory

candidates that may have the potential to change the memory hierarchy are also introduced, e.g.

STT-MRAM, PCRAM, and RRAM. The second part of the course briefly discusses the memory

architecture across different levels in the memory hierarchy, including the cache, main memory, and

solid-state drive (SSD).

Course Objectives: To prepare the students to

Apply their knowledge to analyze the operations of a single memory bit-cell and its related

stability, variability and reliability issues.

Apply their knowledge to analyze the operations of a memory array with peripheral circuitry

with appropriate read/write timing and biases.

Understand the scaling trend of the mainstream memory technologies and the motivation for

the emerging technologies. Course Outcomes:

CO Course Outcomes PO PSO

C212.1 Select architecture and design semiconductor memory

circuits and subsystems.

1,2 2

C212.2 Identify various fault models, modes and mechanisms in

semiconductor memories and their testing procedures.

1,2,3 2

C212.3 Know, how of the state-of-the-art memory chip design

1,2 2

C212.4 Analyze and design of the peripheral circuits including the

sense amplifier and array-level organization for the memory

array.

1,2,3 1,2

C212.5 Understand the industry trend of the memory technologies

such as FinFET based SRAM, 3D TSV based DRAM, 3D

NAND, and 3D X-point array.

1,2 1,2

C212.6 Analyze and design of basic memory bit-cells including 6-

transistor SRAM, 1-transistor-1-capacitor DRAM, and

floating gate FLASH transistor..

1,4,5 1


72


UNIT-I: Random Access Memory Technologies: Static Random-Access Memories (SRAMs), SRAM Cell Structures, MOS SRAM Architecture, MOS SRAM Cell and Peripheral Circuit, Bipolar SRAM, Advanced

SRAM Architectures, Application Specific SRAMs.

UNIT-II: DRAMs, MOS DRAM Cell, BiCMOS DRAM, Error Failures in DRAM, Advanced DRAM Design

and Architecture, Application Specific DRAMs. SRAM and DRAM Memory controllers.

UNIT-III: Non-Volatile Memories: Masked ROMs, PROMs, Bipolar & CMOS PROM, EEPROMs, Floating

Gate EPROM Cell, OTP EPROM, EEPROMs, Non-volatile SRAM, Flash Memories.

.

UNIT-IV: Advanced Memory Technologies and High-density Memory Packing Technologies: Ferroelectric Random Access Memories (FRAMs), Gallium Arsenide (GaAs) FRAMs, Analog Memories, Magneto

Resistive Random Access Memories (MRAMs), Experimental Memory Devices.

UNIT-V: Memory Hybrids (2D & 3D), Memory Stacks, Memory Testing and Reliability Issues, Memory

Cards, High Density Memory Packaging.

TEXT BOOKS:

1. Ashok K Sharma, “Advanced Semiconductor Memories: Architectures, Designs and

Applications”, Wiley Interscience

2. Kiyoo Itoh, “VLSI memory chip design”, Springer International Edition

REFERENCES:

1. Ashok K Sharma,” Semiconductor Memories: Technology, Testing and Reliability , PHI




3. https://www.youtube.com/watch?v=5CL8iFrbCUg

4. https://www.youtube.com/watch?v=F_nnPeA9G5Q

5. https://www.youtube.com/watch?v=p40yyMqQITI



https://www.youtube.com/watch?v=5CL8iFrbCUg

https://www.youtube.com/watch?v=F_nnPeA9G5Q

https://www.youtube.com/watch?v=p40yyMqQITI


73

II M.Tech-I SEM (ES)

Course Title: WIRELESS SENSOR

NETWORKS

(PROFESSIONAL ELECTIVE - V)

Course Code AS20-D55PE53

Teaching Scheme (L:T:P): 3 0 0

Credits:3

Type of Course: Lecture + Assignment Total Contact Periods: 48h


Prerequisites: Undergraduate networking course

Programme: ECE

Course Overview: This course will introduce students to the state of the art in wireless sensor

networks. Lectures will be accompanied by a significant amount of reading from recent literature.

Each lecture itself will present one realization of a sensor network concept, which will be followed

by a broader class discussion on the topic based on its reading list. In several cases, lectures will

emphasize aspects of fault-tolerance, reliability, and security. Case studies from existing applications

will be used.

Each student is expected to study before the class the reading list, and particularly the primary paper

in the reading list. Part of the course grade will therefore depend on student participation in the class

discussion.

Course Objective: To prepare the students to

To acquire the knowledge about various architectures and applications of Sensor Networks

To understand issues, challenges and emerging technologies for wireless sensor networks

To learn about various routing protocols and MAC Protocols

To understand various data gathering and data dissemination methods

To Study about design principals, node architectures, hardware and software required for

implementation of wireless sensor networks.

Course Outcomes(s)


C211.1 Analyze and compare various architectures of Wireless

Sensor Networks

1,2 1,2

C211.2 Understand Design issues and challenges in wireless sensor

networks

1,5 1

C211.3 Analyze and compare various data gathering and data

dissemination methods.

1,2 2

C211.4 Design, Simulate and Compare the performance of various

routing and MAC protocol

2,3 1

C211.5 understand Data dissemination, data gathering, and data fusion;

Quality of a sensor network;

1,2,12 1

C21.6 Understand the WSN to Internet Communication, and Internet to

WSN Communication

1,2,5,12 2


74


UNIT–I: Introduction to Sensor Networks, unique constraints and challenges, Advantage of Sensor

Networks, Applications of Sensor Networks, Types of wireless sensor networks

UNIT–II: Mobile Ad-hoc Networks (MANETs) and Wireless Sensor Networks, Enabling technologies for

Wireless Sensor Networks. Issues and challenges in wireless sensor networks

UNIT–III: Routing protocols, MAC protocols: Classification of MAC Protocols, S-MAC Protocol, B-MAC

protocol, IEEE 802.15.4 standard and ZigBee

UNIT-IV: Dissemination protocol for large sensor network. Data dissemination, data gathering, and data

fusion; Quality of a sensor network; Real-time traffic support and security protocols.

UNIT–V: Design Principles for WSNs, Gateway Concepts Need for gateway, WSN to Internet

Communication, and Internet to WSN Communication. Single-node architecture, Hardware components & design constraints, Operating systems and execution environments, introduction to TinyOS and nesC.

TEXT BOOKS:

1. Ad-Hoc Wireless Sensor Networks- C. Siva Ram Murthy,B. S. Manoj, Pearson

2.Principles of Wireless Networks – Kaveh Pah Laven and P. Krishna Murthy, 2002, PE

REFERENCES:

1. Wireless Digital Communications – Kamilo Feher, 1999, PHI.

2. Wireless Communications-Andrea Goldsmith, 2005 Cambridge University Press.

3. Mobile Cellular Communication – Gottapu Sasibhushana Rao, Pearson Education, 2012.

4. Wireless Communication and Networking – William Stallings, 2003, PHI.


1. http://www.cse.ohio-state.edu/~anish/788Notes/Lecture4.ppt




5. https://www.classcentral.com/course/swayam-wireless-ad-hoc-and-sensor-networks-7888

http://www.cse.ohio-state.edu/~anish/788Notes/Lecture4.ppt




https://www.classcentral.com/course/swayam-wireless-ad-hoc-and-sensor-networks-7888


75

I M. TECH. I Sem. (ES)

Course Title: ENGLISH FOR RESEARCH

PAPER WRITING

(Audit Course - I)

Course Code: AS20-D55AC11


Type of Course: Lecture + Assignment Total Contact Periods:32

Prerequisites: NIL

Programme: ECE

Course objectives: Students will be able to:

Understand that how to improve your writing skills and level of readability

Learn about what to write in each section

Understand the skills needed when writing a Title Ensure the good quality of paper at very first time

submission

UNIT-I:

Planning and Preparation, Word Order, Breaking up long sentences, Structuring Paragraphs and Sentences,

Being Concise and Removing Redundancy, Avoiding Ambiguity and Vagueness.

UNIT-II:

Clarifying Who Did What, Highlighting Your Findings, Hedging and Criticizing, Paraphrasing and

Plagiarism, Sections of a Paper, Abstracts. Introduction.

UNIT-III:

Review of the Literature, Methods, Results, Discussion, Conclusions, The Final Check.

UNIT-IV:

key skills are needed when writing a Title, key skills are needed when writing an Abstract, key skills are

needed when writing an Introduction, skills needed when writing a Review of the Literature.

UNIT-V:

skills are needed when writing the Methods, skills needed when writing the Results, skills are needed when

writing the Discussion, skills are needed when writing the Conclusions. useful phrases, how to ensure paper is

as good as it could possibly be the first- time submission.

TEXT BOOKS/ REFERENCES:

1. Goldbort R (2006) Writing for Science, Yale University Press.

2. Day R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press.

3.Highman N (1998), Handbook of Writing for the Mathematical Sciences, SIAM. Highman‟s

book.

4.Adrian Wallwork, English for Writing Research Papers, Springer New York Dordrecht

Heidelberg London, 2011.


76


Course Title: DISASTER MANAGEMENT

(Audit Course - I)




Prerequisites: NIL

Programme: ECE

Course Objectives: Students will be able to

learn to demonstrate a critical understanding of key concepts in disaster risk reduction and

humanitarian response.

critically evaluate disaster risk reduction and humanitarian response policy and practice

from multiple perspectives.

develop an understanding of standards of humanitarian response and practical relevance in

specific types of disasters and conflict situations.

critically understand the strengths and weaknesses of disaster management approaches,

planning and programming in different countries, particularly their home country or the

countries they work in

UNIT-I:INTRODUCTION

Disaster: Definition, Factors and Significance; Difference Between Hazard and Disaster; Natural and

Manmade Disasters: Difference, Nature, Types and Magnitude.

Disaster Prone Areas in India:

Study of Seismic Zones; Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Prone to

Cyclonic and Coastal Hazards with Special Reference to Tsunami; Post-Disaster Diseases and Epidemics.

UNIT-II: REPERCUSSIONS OF DISASTERS AND HAZARDS

Economic Damage, Loss of Human and Animal Life, Destruction of Ecosystem. Natural Disasters:

Earthquakes, Volcanisms, Cyclones, Tsunamis, Floods, Droughts and Famines, Landslides and Avalanches,

Man-made disaster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Slicks and Spills, Outbreaks of

Disease and Epidemics, War and Conflicts.

UNIT-III: DISASTER PREPAREDNESS AND MANAGEMENT

Preparedness: Monitoring of Phenomena Triggering A Disaster or Hazard; Evaluation of Risk: Application of

Remote Sensing, Data from Meteorological and Other Agencies, Media Reports: Governmental and

Community Preparedness.

UNIT-IV: RISK ASSESSMENT DISASTER RISK

Concept and Elements, Disaster Risk Reduction, Global and National Disaster Risk Situation.

Techniques of Risk Assessment, Global Co-Operation in Risk Assessment and Warning, People‟s

Participation in Risk Assessment. Strategies for Survival.

UNIT-V: DISASTER MITIGATION

Meaning, Concept and Strategies of Disaster Mitigation, Emerging Trends In Mitigation. Structural


77

Mitigation and Non-Structural Mitigation, Programs of Disaster Mitigation in India.


1.R. Nishith, Singh AK, “Disaster Management in India: Perspectives, issues and strategies “‟New Royal

book Company.

2.Sahni, Pardeep Et. Al. (Eds.),” Disaster Mitigation Experiences and Reflections”, Prentice Hall of India,

New Delhi.

3.Goel S. L., Disaster Administration and Management Text and Case Studies”, Deep &Deep

Publication Pvt. Ltd., New Delhi.


78


Course Title SANSKRIT FOR TECHNICAL

KNOWLEDGE

(Audit Course - I)




Prerequisites: NIL

Programme: ECE

Course Objectives:

To get a working knowledge in illustrious Sanskrit, the scientific language in the world

Learning of Sanskrit to improve brain functioning

Learning of Sanskrit to develop the logic in mathematics, science & other subjects

enhancing the memory power

The engineering scholars equipped with Sanskrit will be able to explore the huge

knowledge from ancient literature

Course Outcomes: Students will be able to

Understanding basic Sanskrit language

Ancient Sanskrit literature about science & technology can be understood

Being a logical language will help to develop logic in students

UNIT-I:

Alphabets in Sanskrit

UNIT-II:

Past/Present/Future Tense, Simple Sentences

UNIT-III:

Order, Introduction of roots,

UNIT-IV:

Technical information about Sanskrit Literature

UNIT-V:

Technical concepts of Engineering-Electrical, Mechanical, Architecture, Mathematics


1. “Abhyaspustakam” – Dr. Vishwas, Samskrita-Bharti Publication, New Delhi

2. “Teach Yourself Sanskrit” Prathama Deeksha-Vempati Kutumbshastri, Rashtriya Sanskrit

Sansthanam, New Delhi Publication

3. “India‟s Glorious Scientific Tradition” Suresh Soni, Ocean books (P) Ltd., New Delhi.


79


Course Title : VALUE EDUCATION

(Audit Course - I)




Prerequisites: NIL

Course Objectives: Students will be able to

Understand value of education and self- development

Imbibe good values in students

Let the should know about the importance of character

Course outcomes: Students will be able to

Knowledge of self-development

Learn the importance of Human values

Developing the overall personality

UNIT-I:

Values and self-development –Social values and individual attitudes. Work ethics, Indian vision of humanism.

Moral and non- moral valuation. Standards and principles. Value judgements.

UNIT-II:

Importance of cultivation of values. Sense of duty. Devotion, Self-reliance. Confidence,

Concentration.Truthfulness, Cleanliness. Honesty, Humanity. Power of faith, National Unity. Patriotism. Love

for nature, Discipline.

UNIT-III:

Personality and Behavior Development - Soul and Scientific attitude. Positive Thinking. Integrity and

discipline, Punctuality, Love and Kindness.

UNIT-IV:

Avoid fault Thinking. Free from anger, Dignity of labour. Universal brotherhood and religious tolerance. True

friendship. Happiness Vs suffering, love for truth. Aware of self-destructive habits. Association and

Cooperation. Doing best for saving nature.

UNIT-V:

Character and Competence –Holy books vs Blind faith. Self-management and Good health. Science of

reincarnation, Equality, Nonviolence, Humility, Role of Women. All religions and same message. Mind your

Mind, Self-control. Honesty, Studying effectively.


1. Chakroborty, S.K. “Values and Ethics for organizations Theory and practice”, Oxford University

Press, New De


80

I M. TECH. II Sem. (ES)

Course Title : PERSONALITY

DEVELOPMENT THROUGH LIFE

ENLIGHTENMENT SKILLS

(Audit Course - II)




Prerequisites: NIL

Programme: ECE

Course Objectives:

To learn to achieve the highest goal happily

To become a person with stable mind, pleasing personality and determination

To awaken wisdom in students

Course Outcomes: Students will be able to

Study of Shrimad-Bhagwad-Geeta will help the student in developing his personality and

achieve the highest goal in life

The person who has studied Geeta will lead the nation and mankind to peace and prosperity

Study of Neetishatakam will help in developing versatile personality of students

UNIT-I:

Neetisatakam-Holistic development of personality

Verses- 19,20,21,22 (wisdom)

Verses- 29,31,32 (pride & heroism)

Verses- 26,28,63,65 (virtue)

UNIT-II:

Neetisatakam-Holistic development of personality

Verses- 52,53,59 (dont‟s)

Verses- 71,73,75,78 (do‟s)

UNIT-III:

Approach to day to day work and duties.

Shrimad Bhagwad Geeta: Chapter 2-Verses 41, 47,48,

Chapter 3-Verses 13, 21, 27, 35, Chapter 6-Verses 5,13,17, 23, 35,

Chapter 18-Verses 45, 46, 48.

UNIT-IV:

Statements of basic knowledge.

Shrimad Bhagwad Geeta: Chapter2-Verses 56, 62, 68

Chapter 12 -Verses 13, 14, 15, 16,17, 18

Personality of Role model. Shrimad Bhagwad Geeta:

UNIT-V:


81

Chapter2-Verses 17, Chapter 3-Verses 36,37,42,

Chapter 4-Verses 18, 38,39

Chapter18 – Verses 37,38,63


1. “Srimad Bhagavad Gita” by Swami Swarupananda Advaita Ashram (Publication

Department), Kolkata.

2. Bhartrihari‟s Three Satakam (Niti-sringar-vairagya) by P.Gopinath, Rashtriya Sanskrit

Sansthanam, New Delhi.


82

I M. TECH. II Sem. (EPS)

Course Title : PEDAGOGY STUDIES

(Audit Course - II)




Prerequisites: NIL

Programme: ECE

Course Objectives: Students will be able to:

Review existing evidence on the review topic to inform programme design and policy

making undertaken by the DfID, other agencies and researchers.

Identify critical evidence gaps to guide the development.

Course Outcomes: Students will be able to understand:

What pedagogical practices are being used by teachers in formal and informal classrooms

in developing countries?

What is the evidence on the effectiveness of these pedagogical practices, in what

conditions, and with what population of learners?

How can teacher education (curriculum and practicum) and the school curriculum and

guidance materials best support effective pedagogy?

UNIT-I: INTRODUCTION AND METHODOLOGY

Aims and rationale, Policy background, Conceptual framework and terminology Theories of learning,

Curriculum, Teacher education. Conceptual framework, Research questions. Overview of methodology and

Searching.

UNIT-II: THEMATIC OVERVIEW

Pedagogical practices are being used by teachers in formal and informal

classrooms in developing countries. Curriculum, Teacher education.

UNIT-III: PEDAGOGICAL PRACTICES

Evidence on the effectiveness of pedagogical practices, Methodology for the indepth stage: quality assessment

of included studies. How can teacher education (curriculum and practicum) and the scho curriculum and

guidance materials best support effective pedagogy? Theory of change. Strength and nature of the body of

evidence for effective pedagogical practices. Pedagogic theory and pedagogical approaches. Teachers‟

attitudes and beliefs and Pedagogic strategies.

UNIT-IV: PROFESSIONAL DEVELOPMENT

Professional development: alignment with classroom practices and follow-up support, Peer support, Support

from the head teacher and the community. Curriculum and assessment, Barriers to learning: limited resources

and large class sizes.

UNIT-V: RESEARCH GAPS AND FUTURE DIRECTIONS

Research gaps and future directions: Research design, Contexts, Pedagogy, Teacher education, Curriculum

and assessment, Dissemination and research impact.


83


1. Ackers J, Hardman F (2001) Classroom interaction in Kenyan primary schools, Compare, 31 (2):

245-261.

2. Agrawal M (2004) Curricular reform in schools: The importance of evaluation, Journal of

Curriculum Studies, 36 (3): 361-379.

3. Akyeampong K (2003) Teacher training in Ghana - does it count? Multi-site teacher

Education research project (MUSTER) country report 1. London: DFID.

4. Akyeampong K, Lussier K, Pryor J, Westbrook J (2013) Improving teaching and learning

of basic maths and reading in Africa: Does teacher preparation count? International

Journal Educational Development, 33 (3): 272–282.

5. Alexander RJ (2001) Culture and pedagogy: International comparisons in primary

education. Oxford and Boston: Blackwell.

6. Chavan M (2003) Read India: A mass scale, rapid, „learning to read‟ campaign.

7. www.pratham.org/images/resource%20working%20paper%202.pdf.

http://www.pratham.org/images/resource%20working%20paper%202.pdf


84


Course Title : STRESS MANAGEMENT BY

YOGA (Audit Course - II)




Prerequisites: NIL

Programme: ECE

Course Objectives:

To achieve overall health of body and mind

To overcome stress

Course Outcomes: Students will be able to:

Develop healthy mind in a healthy body thus improving social health also

Improve efficiency

UNIT-I:

Definitions of Eight parts of yog. (Ashtanga)

UNIT-II:

Yam and Niyam.

UNIT-III:

Do`s and Don‟t‟s in life.

i) Ahinsa, satya, astheya, bramhacharya and aparigraha

ii) Shaucha, santosh, tapa, swadhyay, ishwarpranidhan

UNIT-IV:

Asan and Pranayam

UNIT-V:

i) Various yog poses and their benefits for mind & body

ii) Regularization of breathing techniques and its effects-Types of pranayam


1. „Yogic Asanas for Group Tarining-Part-I”: Janardan Swami Yogabhyasi Mandal, Nagpur

2.“Rajayoga or conquering the Internal Nature” by Swami Vivekananda, Advaita Ashrama

(Publication Department), Kolkata


85


Course Title: ECONOMIC POLICIES IN

INDIA (Audit Course - II)




Prerequisites: NIL

Programme: ECE

COURSE OBJECTIVES:

1.To analyze the overall business environment and evaluate its various components in business decision

making.

2. To Provide an analysis and examination of significant contemporary ethical issues and challenges.

3.To Emphases the manager‟s social and environmental responsibilities to a wide variety of stakeholders.

4. To know the various Government policies governing industry.

5. To know economic terms and its scope.

COURSE OUTCOMES:

1. Familiarize with the nature of business environment and its components.

2.The students will be able to demonstrate and develop conceptual framework of business environment.

3. Understand the definition of ethics and the importance and role of ethical behaviour in the business world

today.

4. Explain the effects of government policy on the economic environment. 5. Outline how an entity operates

in a business environment.

UNIT 1: BUSINESS ENVIRONMENT

Factors effecting Business Environment-need for industrial policies-Overview of Indian Economy, Trends

towards market economy, problems of underdevelopment – meaning, Main problems, reasons, of

underdevelopment.

UNIT :2 DEVELOPMENT AND ITS MEASUREMENT

Meaning of Economic development, National income, Per capital income, Quality of life, Capital Formation –

Savings, Investment.

UNIT 3: PLANNING IN INDIA

Meaning, Importance, Main reasons of adopting, planning in India, Objectives of planning, Economic

development, moderation, stability, self-sufficiency, employment etc, foreign aid, Employment. Allocation of

Resources,

UNIT 4: PRIVATE AND PUBLIC SECTOR

Public Sector – role and growth, Achievements of the public sector, Private Sector – Importance Problems,

New foreign Trade Policy.

UNIT 5: PRESENT ECONOMIC POLICY

Main features, Globalization, Expansion of Private sector, more market orient approach. Public distribution

system, Industrial policy – 1948, 1956, 1977, 1980, 1990, 1991, 2000-2001, Industrial Licensing, Monetary

and Fiscal Policy.

REFERENCES:

1.Indian Economy- A. N. Agarwal

2.Indian Economy – Mishra &Puri


86

3. Indian Development and planning – M. L. Jhingan

4. Indian Economy – R. S. Rastogi Yozna and Kurukshetra Magazines

PG PROGRAMMES - St.Peter's Engineering College

Documents