New Reprogrammable & Non- Volatile Radiation Tolerant FPGA RTA3P “Low Power” Sana Rezgui, J.J. Wang, Yinming Sun, Brian Cronquist and John McCollum ACTEL Corporation, Mountain View, CA 94043, USA This work is partially supported by AFRL/DUS&T and DTRA Military and Aerospace FPGA and Applications (MAFA) Meeting 11/27/2007
24
Embed
New Reprogrammable & Non- Volatile Radiation Tolerant FPGA ... · 27/11/2007 · New Reprogrammable & Non-Volatile Radiation Tolerant FPGA RTA3P “Low Power” Sana Rezgui, J.J.
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
New Reprogrammable & Non-Volatile Radiation Tolerant FPGA RTA3P “Low Power”
Sana Rezgui, J.J. Wang, Yinming Sun, Brian Cronquist and John McCollumACTEL Corporation, Mountain View, CA 94043, USA
This work is partially supported by AFRL/DUS&T and DTRA
Military and Aerospace FPGA and Applications (MAFA) Meeting11/27/2007
2MAFA Meeting, Palm Beach, FL 11/27/07Sana Rezgui
Outline
1. Motivations & Objectives
2. Flash-Based FPGA: ProASIC3 (A3P)1. FPGA’s Features2. SEE Characterization3. SEE Mitigation
3. Low-Power Flash-Based FPGA: IGLOO (AGL)1. FPGA’s Features2. SEE Characterization3. SEE Mitigation
4. Summary & Recommendations
3MAFA Meeting, Palm Beach, FL 11/27/07Sana Rezgui
������������� �������
�������������� ����������� �������������
��������������
�����������������
����������
��� �����������
�� ���!
� �������
���
�����������
���������������
���
������������������
���
��������
���������
�������
�������
�����
�������
�������!"��
�������
#��$��������#��$����������������
"����� ��
������ �%��
��$
������ �%��
&'(((��� ��)
��$������ �%��
&*'(+ �� ��)
����"#������!����
4MAFA Meeting, Palm Beach, FL 11/27/07Sana Rezgui
�$�%�&�����$'�� �����#&��
FPGA Core
5MAFA Meeting, Palm Beach, FL 11/27/07Sana Rezgui
������(�� ��
SEE Sensitivities
VCC
A B
Word line
BitLine
BitLine
VCC SRAM-Based FPGA: “Volatile Re Programmable ASIC”
22MAFA Meeting, Palm Beach, FL 11/27/07Sana Rezgui
� ��������-�����
1.0E-10
1.0E-09
1.0E-08
1.0E-07
1.0E-06
1.0E-05
0 10 20 30 40 50 60 70 80 90 100LET (MeV/cm2/mg)
SE
T C
ross
-Sec
tion
(cm
2 /Des
ign)
SET_Filtering(6LCI)_50MHz
TMR_ALL_50MHz
1.0E-10
1.0E-09
1.0E-08
1.0E-07
1.0E-06
1.0E-05
0 10 20 30 40 50 60 70 80 90 100
LET (MeV/cm2/mg)S
ET
Cro
ss-S
ectio
n (c
m2 /D
esig
n)
SET_Filtering(6LCI)_33MHz
TMR_ALL_33MHz
A3P AGL
Faster Lower In Power
����7����SET Characterization (measurements of SET pulse widths)�SEE Characterization in Freeze Mode
23MAFA Meeting, Palm Beach, FL 11/27/07Sana Rezgui
��&8���..�&�#������
Telecommunications (SDR..)As long as it meets the TID
Requirements
24MAFA Meeting, Palm Beach, FL 11/27/07Sana Rezgui
�#9 9 �&:����9 9 ��(������
�Complete SEE Characterization & Mitigation of A3P => RTA3P� TMR All
� Full SEE Immunity� 4 times Hardware overhead; 15% time penalty
� SET Filtering (combinational logic) + TMR (sequential logic)� A delay of 6 LCI guarantee SEE immunity for LET < 43 MeV-cm2/mg
� 30 % time penalty
� A delay of 8 LCI guarantee Full SEE immunity for LET < 96 MeV-cm2/mg� 40 % time penalty
� Logic Duplication guarantee SEE immunity for LET < 43 MeV-cm2/mg� 10 % time penalty
� Embedded Systems Applications: Processors (8051, ARM, FT-Leon3, DSP…)
�Flight Parts should be available in 2009
�AGL: Lowest Power FPGA� SEE Characterization & Mitigation� Results show the same radiation sensitivity as for the A3P� TBD: SEE Characterization in Freeze Mode