Nectar F2F, Barcelona 2013-09 03/22/22 K.-H. Sulanke, DESY 1 The Digital Trigger Backplane Rev. 2 power ethernet L0 in /out and ... connectors to neighbor clusters RJ- 4 5 RJ- 4 5 Xili n x FPGA vreg flas h 24V ethernet power CLK PPS L0_trigger trigger IP_addr HV_ena SPI / JTAG calib_cyc reserved flas h os c clock (opt. +power) PPS L1_trigger_out L2_trigger_in FE-board interface, compliant to FE_BP_interface_v 6.doc by Gustavo M.
6
Embed
Nectar F2F, Barcelona 2013-09 9/23/2015K.-H. Sulanke, DESY1 The Digital Trigger Backplane Rev. 2 power ethernet Frontend board connector L0 in /out and...
This document is posted to help you gain knowledge. Please leave a comment to let me know what you think about it! Share it to your friends and learn new things together.
Transcript
Nectar F2F, Barcelona 2013-0904/19/23 K.-H. Sulanke, DESY 1