Mixed Signal ASIC Wearable Tech - Making Babies with CMOS

Reproduction & CMOSA medical device company’s adventure

from product conception to delivery

THIS PRESENTATION HAS BEEN RATED

SMTA-13

SURFACE MOUNT GUIDANCE SUGGESTED DRY ENGINEERING HUMOR

BRIEF MARKETING REFERENCESRAW SCHEMATIC & LAYOUT SCENCES

For information on presentation ratingsgo to www.triadsemi.com

I had it in the past.1

I failed without it.2

It is changing the world.3

Mom & Dad

My Wife & I

Kaley

Chase

Caleb

Then you have grand kids

My DadCardiologist

WEARABLE TECH

FOR THE DAY

My First Job Medical Image Processing1978

My First Medical Project1984

My First ASICCGA Graphics redesign @ IBM1985




(1) I had it in the past

Universal Library




Sun Mon Tue Wed Thr Fri Sat29 30 1 2 3 4 5

6 7 8 9 10 11 12

13 14 15 16 17 18 19

20 21 22 23 24 25 26

27 28 29 30 31 1 2

Three day lifespan.

-3 Day -2 Day -1 Day Ovulate +1 Day +2 Day

50%

40%

30%

20%

10%

0%

Probability of Conceiving

Probability -3 Day -2 Day -1 Day Ovulate +1 Day +2 Day50%40%30%20%10%

0%

Probability & Her Temperature

Her Temp -3 Day -2 Day -1 Day Ovulate +1 Day +2 Day

+2

+1

0

-1

-2

Your WifeIs Hotter

When SheCan Conceive

iStorkvisit istork.io to pre-order

Our Real Mission Statement:

We help couples make a baby by telling them when is the best time to have more sex.

Our Mission Statement:

We are the world leader in dermal temperature measurement deltas indicative of ovulation. We deliver mobile medical devices that are intended to delight our customers, provide meaningful careers to our employees, generate shareholder value and provide for a sustainable, green future utilizing wearable technology and the Internet of Things.

------------------

----------------------

--

iStork Patch

Her Cellphone

BLE Wireless

“the cloud”

His Cellphone

His Cellphone

9:00AM

Sky rockets in flightAfternoon delight

------------------

----------------------

--

iStork Patch

Her Cellphone

BLE Wireless

“the cloud”

TemperatureSensor

Analog Filter ADCGain Digital

Filter

Control &

Timing Logic

Non Volatile

Memory

Battery

Power Manager

Bluetooth Low Energy

Radio

Antenna

iStork system diagram (rev 1)

First proto delivered

Are you kidding me?

Still No!

That’s more like it

iStork

Integration!

We must have an

ASIC

Sounds like fun I remember

our last ASIC attempt

TemperatureSensor

Analog Filter ADCGain Digital

Filter

Control &

Timing Logic

Non Volatile

Memory

Battery

Power Manager


Radio

Antenna

$1,000,000

9 months

3 months

Bench test 1st Silicon

Problems?

Fact:Most mixed signal ASICs need 2-3 spins to get to production

Who pays for your mistakes?

$500,000

3 months

3 months

It’s working!

iStork Status Report

We are ready to enter trials, finally!

Total Dev Time 15 months

Total Dev Cost $1,500,000

You are

6

months

behind!

$500K over budget!!!

“Plans are worthless, but planning is indispensable”

Dwight D. Eisenhower

Plans go out the window

when the chip hits the trial

TempSensor

Analog Filter ADCGain

Control &

Timing Logic

Non Volatile

Memory

Battery

Better Power

Manager


Radio

Antenna

External Temp Sensor

Vibration Sensor

Ultra Low Power

Real Time Clock

Digital Filter

Gain

Analog wake on vibration

Gain

What!?!?!We need another year and $1M+ to

get to market

$800,000

6 months

3 months

Bench test New 1st Silicon

3 more months

3 more months

$400,000 more

Just Stop.

We are shutting

this down!

Going out of business sale

$2,000,000 over budgetA year and a

half late

Triad Proprietary & Strictly Confidential© Triad Semiconductor, 2014 65

IntegratedCircuit

Lower CostReduce Size, Weight, PowerReduce NoiseOptimize the SystemProtect IPImprove ReliabilityImprove ManufacturabilityReplace Obsolete IC’s

What you have What you want

ADC

DAC

Micro

ASIC Integration Benefits

Analog & Mixed Signal IC Solutions© Triad Semiconductor, 2014 66

An Agile ASIC Concept

Agile ASICs are full custom ASICs designed to your spec & they are re-configurable

What that means for you…

Year+ faster to market

>70% development cost savings


Agile ASIC Advantage

Fact: Mixed signal ASICs often require 2 to 3 re-spins to deliver a production ready device

Full-custom ASIC proposals show the time & cost from kick-off to 1st silicon

What happens if your 1st silicon needs a re-spin?

Who pays for your mistakes?

How long does it take to fix them?


Full-Custom Layout Full Mask Fabrication

Via-Only Fabrication

Full-Custom Rip Up

Automated ViaPath re-layout in hours versus months

Single-mask versus 30-mask fabrication

Schematic

Simulation

Traditional Full-Custom ASIC

Agile ASIC

The Real Savings are from 1st to 2nd Silicon

Jan (1) Feb (2) Mar (3) Apr (4) May (5) Jun (6)


What makes an Agile ASIC – Agile?

Full-Custom Design of Your Circuit

Via Re-Configurability

Leverage a Large Agile ASIC IP Library

Your Custom ASIC

It is Re-configurable – that’s Agile

Start with

Add

And

Deliver

And,


Agile ASIC

An Agile ASIC starts with full-custom, mixed-signal circuit design to your spec

Units

uV/rt-Hz

MHz

Bits

uV/rt-Hz

MHz

MHz

Ohms

Volts

Specification

Input referred Noise

Unity Gain Bandwidth

ADC ENOB

Input referred Noise



On Resistance

Breakdown Voltage

ESD Protection (HBM)

Min

320

14

320

320

35

2

Typ

16

0.5

Max

5

400

20

5

400

400

1

KV

Re-Configurable Re-Useable IPFull-Custom IP Fab Your ASIC Your Agile ASIC


An Agile ASIC is your full-custom circuits made re-configurable


Routing Fabric

Full-Custom Circuits

Routing Fabric

Configuration Vias

Standard Vias used to connect resources

Low resistanceIdeal for analog

Routing Fabric

ViaPath Software

Mixed-Signal Aware Place & Route Software

Do in hours what can take months by hand

Decade of refinement

Routing Fabric

Routing Fabric

Agile ASIC Via Re-Configurable Hardware & SoftwareFull-Custom Design Expertise

Agile ASIC


OpAmps

TIAsOTAPGAVGALNA

Single EndedDifferential

Instrumentation

WidebandLow Noise

High Voltage

Switched Capacitor

AFE

Audio Scramble

Audio Processing

Tone Detect

IntegratorPGATIA

Speech Compander

Sample & Hold

Modulator

Delta Sigma Modulators

Data Converters

ADCsSigma Delta

SARPipelinedSIF ADC

FlashDual Slope

DACsResistive

Switch CapSegment

Current Steering

PWM

Power Management

Linear

SwitchingBuck/BoostLED DriverH-Bridge

FiltersActive RC/LC

Anti-AliasSampled IF

BuckBoost

BandgapCharge pump

LDO

RF/WirelessLNA

Power AmpMixer

AttenuatorSwitch

Log AmpLog DetectorRMS Detector

VCOQuadratureModulator

TimingPLL

OscillatorLC Oscillator

Ring Osc


Agile ASIC


We use our large library of re-configurable IP


Agile ASIC re-configurable IP library

OpAmpsADCs (24bit)DACsIntegratorsPower Management 8051 micro ARM Cortex M0RS485

High-VoltageH-BridgeBuck RegulatorLDOTIAs, Instr AmpLNAsLow-PowerFiltersSwitch Cap

200MSPS DACs125MSPS ADCsHigh Current FETsBandgapTemp SensorVoltage ReferencePLL, VCO, DelayLinear RegulatorsMixers

IF FiltersDigital LogicRAMs, EEPROM

Your full-custom circuits

Agile ASIC


Next, your custom ASIC is fabricated


Your full-custom ASIC optimized for your business

Via Re-Configurable

4-weeks for design revisions

Risk Reducer

80-90% SavingsNew designs vs Full-Custom

Agile ASIC



Your full-custom ASIC optimized for your business

Contains Your Re-Configurable IC

Next Project Benefits

Kick-off to 1st Silicon in 3-5 months

Further reduction in development NRE

Complete projects in 9 months

Agile ASIC




I had it in the past.

1

I failed without it.

2

It is changing the world.

3

A fast, affordable way to make digital ASICs.

Full custom only mixed signal ASICs.

Agile ASIC™ - fast, affordable mixed signal ASICs for medical

Surgical Saw

Ultrasonic Surgical ‘Knife’Doc says “make it this size” – ASIC only option


Kick-off to working silicon in five months

x5


Part worked great! Failed in system! Our fault. We missed an

undocumented system spec!

STOP

x1

v2

Delivered a rev 2 part in four weeks at no additional charge.

SEX & CMOS The Sequel

A medical device company’s adventure from product conception to delivery

$400,000

6 months

3 months

Bench test 1st Silicon

Schematic Edits

Simulation

No Full Custom Layout Required

Hours or Days(not months)

Via-Only Auto Place & Route in Hours

4 weeks

Give me the bad news….

We already got the Agile ASIC back. No extra

charge

Agile ASIC™Tiny, Fast, Affordable – Agile Solutions

Reid WenderTriad Semiconductorcell: 865-684-5106email: [email protected]: reidwenderwebsite: www.triadsemi.com

Mixed Signal ASIC Wearable Tech - Making Babies with CMOS

Technology

day lifespan

world leader

istork status reportwe

total dev time

real mission statement

presentation ratingsgo

thebest time

flightafternoon delight